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Abstract
This thesis investigates grid integration techniques of the distributed energy resources (DERs)
with a magnetic linked converter (MLC). Rapid penetration of the DERs, e.g., solar, wind, and
wave in the existing power grid introduces several power quality problems. Moreover, the future
power grid should be robust enough to handle diverse non-linear loads and random
charging/discharging of electric vehicles. This thesis aims to develop an MLC-based grid
integration technique with improved controller architecture, where the distributed energy
resources and various loads can be integrated into the grid directly without requiring any
intermediate energy conversion unit. In this way, the entire energy conversion structure becomes
compact and energy efficient. Moreover, the developed grid integration technique solves the
power quality problems and achieves high stability and resiliency by incorporating a coordinated
control algorithm.

The MLC has found diverse applications in solid-state transformer (SST), electric vehicles,
electric aircraft, shipboard power system, pulsed-power system, and renewable integration. The
MLC-based SST can perform as an embedded energy router in a power grid. Such a framework
removes the complexities associated with the interconnection of the traditional distribution grid
and the DERs from the viewpoints of reliability, controller performance, and communication
functionalities. The MLC-based SST has the potential to achieve several unique functionalities,
such as improvement of the grid power quality, regulation of the voltage and power factor, support
of the grid reactive power, provision of real-time communication, and intelligent management of
the energy flow. The design of the MLC-based SST requires multidisciplinary expertise from the
field of communication, power electronics, magnetics, and control to harness the benefits
mentioned above.

At first, this thesis investigates the grid integration issues of the DERs with the MLC, different
MLC-based SST topologies and their prospective application areas, multilevel converters for the
MLC-based SST, development of an optimized magnetic link for the high-frequency operation of
the MLC, solid-state switching devices for the MLC, and control techniques for the MLC-based
SST. Later, the selection methods and development procedure of an optimized high-frequency
magnetic link with advanced magnetic materials in the laboratory environment are covered. For
the energy efficient design and high energy density operation of the MLC, the high-frequency
magnetic link should exhibit low specific core loss at high frequency and high saturation flux
density. A shape and a size optimization procedure are carried out to select a suitable highfrequency magnetic link. Two prototype cores are developed in the laboratory based on
amorphous and nanocrystalline magnetic materials due to their excellent magnetic properties. The
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cores are characterized under high-frequency non-sinusoidal excitations from the high-frequency
inverter, suitable for the MLC applications. A detailed core-loss model for the non-sinusoidal
excitations is developed including the dead-band of the high-frequency inverter and validated
using experimental core loss measurements.

After that, an improved control-oriented modeling method is developed for a multiport MLCbased SST application. The improved large- and small-signal-based average models facilitate to
understand the underlying control dynamics of the multiport MLC and design a robust control
architecture. The power transfer characteristics of the MLC can also be defined with the
developed average models. The core loss characteristics of the magnetic link under MLC-based
SST application are also investigated by experimental measurement of core loss and examining
the hysteresis curves.

Afterward, a data-driven coordinated controller architecture for an MLC-based SST is
developed, which can ensure improved power quality of the distribution grid. A step-by-step
controller design methodology is developed, which can coordinate several control data according
to the various operation functionalities. The simulation and experimental results validate the
effectiveness of the proposed coordinated control approach.

Next, a novel MLC-based wind energy technology and a novel wind-wave hybrid ocean energy
technology (HOET) are proposed. With the proposed novel MLC-based wind energy technology,
the wind energy system can be directly integrated to the grid with the multiport MLC. An
improved modulation scheme is proposed for the converter over-modulation operation to reduce
the switching loss and improve the voltage harmonic profile. Necessary loss analysis is carried
out in the grid connected and the islanded mode with the core loss characteristics of the magnetic
link. Moreover, it is shown that the ocean energy system can be integrated effectively with the
wind energy system by the proposed wind-wave HOET. The proposed HOET works on multiport
magnetic bus concept, which can be operated as the multiport MLC. The detailed modelling
method of the Archimedes wave swing-based wave energy converter is developed to design a
damping controller for the maximum power extraction from the wave. Furthermore, a voltage and
current control architecture is proposed for the power balance in the multiport magnetic bus.

Subsequently, an improved voltage balance controller and a novel multi-loop load-disturbance
rejection controller are proposed for the smooth integration of the DERs and local dc/ac loads to
the distribution grid. The improved voltage balance controller shows high robustness to dc-link
capacitance mismatch and high ripple suppression capability in the cascaded structure of the
MLC-based energy conversion unit. The proposed multi-loop load-disturbance rejection
ii

controller can achieve high load-disturbance rejection. The controller showing low sensitivity to
the load-disturbance ensures robust voltage regulation performance. This facilitates plug-n-play
connectivity and the dc-port of the MLC can be configured to form a dc fast-charging platform
for electric vehicles or a strict dc-bus for a dc microgrid. Moreover, an improved decoupled power
balancing controller architecture is proposed to balance the power in the multiple ports of the
MLC under leakage parameter mismatch of the magnetic link indicating a controller safe
operation area.

Finally, the thesis is concluded by summarizing the contributions with relevant outcomes and
indicating the future research prospects in the MLC-based grid integration technique for the DERs
with associated modelling and controller design methodologies.
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Chapter 1
Introduction
The distributed energy conversion technologies for connecting distributed energy resources
(DERs) to the traditional power grid are gaining popularity day by day. The energy conversion and
power-grid integration technologies for the DERs, like solar, wind, and hydro have been widely
investigated, tested, and applied. Comparatively, wave energy technologies are emerging and in the
early deployment stage. Power-grid integration of different DERs offers a different set of design
challenges in maintaining the grid-power quality standard and the stability of the power grid. For
the integration of the DERs to the traditional power grid, power electronic converters serve as an
efficient and reliable interface. With the rapid penetration of the DERs, modern power-grid is
becoming vulnerable to voltage and frequency variations facing complexities in adapting with the
diverse energy conversion technologies. Moreover, modern loads are highly sophisticated,
nonlinear, and unpredictable in nature, which has tremendous potential to cause severe power
quality problems in the modern renewable rich power- grid. Several power electronic controllers
and active power filtering technologies have been developed to compensate and regulate the power
quality problems. However, while specific controllers or filters can be used to solve specific
problems but the use of these controllers or filters can make the system complex, less reliable, and
expensive, especially when several problems are expected to be solved.

In the distributed energy conversion technologies, magnetic linked converters (MLCs) have
secured a strong hold and become predominant due to their excellent properties, like galvanic
isolation, high-density power transfer, and controller design flexibility [1]–[3]. Different MLC
topologies have been designed and investigated for different energy conversion systems and
obtaining different application specific control objectives. The MLCs have found potential
application in solid-state transformer (SST), which has been conceptualized to replace 100 years old
traditional distribution transformer [4]. The SST can be considered as a single energy buffer unit,
which mainly connects front-end ac-dc converter, MLC, and dc-ac converter in a cascaded fashion.
The MLC-based SST has the potential to single-handedly solve different power quality issues and
interface almost all the DERs with the traditional power-grid. It is to be noted that the switching
converter cells are the part of the MLC-based SST and needs to be in a closed vicinity. However,
the DERs are not part of the MLC-based SST. Therefore, the distributed placement of the DERs
does not affect the natural performance of the MLC-based SST. The local and coordinated operation
of the DERs are an alternative option to improve the power quality, when they need to be connected
to the grid with an intermediate energy conversion stage, whether it is dc-ac or ac-ac.

With the implementation of the SST, the overall system becomes more compact, reliable, and
offers high degree of freedom in designing appropriate controller architecture. However, due to the
1

power handling constraints of the power electronic switching devices, the SST requires several MLC
modules. Traditionally, each MLC module contains one high-frequency magnetic link (HFML) and
two high-frequency inverters. Application of several MLC modules in the SST increases the
possibility of parameter mismatch in the HFMLs, inter-module power routing mismatch, and intermodule voltage unbalance. Moreover, controller design and practical implementation complexities
increase with the increase of the number of the MLC modules, which hinders harnessing the full
potential of the SST. Therefore, certain innovative design techniques need to be applied to reduce
the number of the HFMLs to rectify the implementation complexities of the SST. Moreover, an
innovative controller architecture should be conceptualized with the association of an optimized
HFML design framework to realize a next generation smart MLC-based SST.

Fig. 1.1. SST-based future power-grid system: (a) SST-based zonal power distribution system and (b) zoomed view of SST
unit # 1.

2

The design of the MLC-based SST requires multidisciplinary expertise from the fields of power
electronics, magnetics, power system, communication, and control. Due to the integration of
different types of local loads and the zonal dc or ac microgrid systems with the SST via power and
communication network, as shown in Fig. 1.1, a complicated energy scheduling and optimization
algorithm is required to balance between the energy supply and the load demand, and to prioritize
the load. The controller functionalities of the SST vary according to the types of the loads and their
energy demand. Therefore, a proper design of the controller architecture and their coordination are
crucial for the reliable operation of the SST-based power grids.

1.1 Background Review
1.1.1 High-frequency magnetic link for the magnetic linked converter
The MLC-based SST performs the same function as the traditional 50/60 Hz transformer, which
enables voltage transformation and provides electrical isolation between the high-voltage and the
low-voltage side. The HFML in the MLC-based SST operates at high frequency to reduce the size
of the magnetic core. However, the operation of the high-power high-frequency operation of the
HFML creates new challenges in the SST design, such as [5]–[8]:
▪

High-frequency operation leads to higher core loss and temperature, thus the selection
of a magnetic material with high saturation flux density, low specific core loss, and high
operation temperature is critical to achieve high efficiency and power density;

▪

Since reduced volume and weight is a desired feature, isolation requirements and
thermal management must be carefully considered;

▪

Skin and proximity effects in the windings are significantly increased at high
frequencies. Therefore, special attention must be paid to the wire selection; and

▪

The core and winding arrangements must be selected based on the thermal
considerations and leakage inductance requirement for maximum power transfer in the
MLC.

The design process of the HFML for the MLC involves multiphysics problems that entail complex
tradeoffs between electrical and magnetic properties including efficiency. Moreover, the
performance of the HFML depends on the switching characteristics of the power switching devices
and various excitation signals. Therefore, extensive multiphysics research in the field of design and
optimization of the HFML is needed to develop next-generation technologies. Magnetic core
material selection is critical in the HFML design for the MLC-based SST, since it influences the
cost, efficiency, and volume of the HFML. Therefore, it is important to understand the properties of
the magnetic materials. Four properties can be used to characterize and properly select a core
material, suitable for certain applications, such as core loss density, saturation flux density, relative
permeability, and Curie temperature [9]. Typical core magnetic materials considered for highfrequency high-power transformers are ferrite, silicon steel, amorphous, and nanocrystalline [9].
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Ferrite (MnZn, NiZn) material is commonly used for high-frequency applications since it has
relatively low core-loss density and low cost. However, it has low saturation flux density (0.4 T)
[10], which would result in a heavy and bulky magnetic link if used for high-power applications.
Alternatively, standard silicon steel (Fe97Si3, Fe93.5Si6.5) material has high saturation flux density
(1.5 T), high-permeability, and high Curie temperature, which are suitable properties for high power
applications [9]. The main drawback of this material is its high core loss density under highfrequency operation due to eddy current losses. For that reason, some manufacturers provide cores
made of advanced silicon steel with very thin laminations in order to be used in high frequency
applications and minimize eddy current losses. For instance, a transformer rated 2.2 MVA, 1 kHz
has been fabricated using silicon steel laminations with a thickness of 0.18 mm as reported in [11].

Amorphous (Fe76(SiB)24, Co73(SiB)27) material has gained a lot of interest in high-frequency high
power applications mainly due to its high saturation flux density (1.56 T), and much lower core-loss
density compared with the standard silicon steel while their costs are comparable [12]. Therefore,
amorphous material offers a good balance between cost, efficiency, and power density. Finally, the
nanocrystalline (FeCuNbSiB) material shows the best performance in terms of efficiency and power
density since it has high saturation flux density (1.2 T) and the lowest core-loss density [13].
However, the nanocrystalline material has a considerable higher manufacturing cost, which limits
its use in high power applications. Moreover, the standard shape of nanocrystalline cores is toroidal
tape-wound, which imposes a limitation on the magnetic link construction. Some manufacturers
produce special nanocrystalline core shapes with further manufacturing processes; however, the
effects of those extra processes on the material properties must be investigated.

In addition to the electromagnetic performance, the availability of the magnetic materials
(especially the size of the ribbon) and the complexity to design the magnetic link in the laboratory
need to be considered in selecting a suitable magnetic core shape. The selection of the magnetic
core shape of the magnetic link is as important as the selection of the magnetic core size. The
magnetic core shape and size optimization can be carried out based on the electromagnetic field
analysis for the efficient design of the HFML.

1.1.2 Multiport magnetic linked converter
Traditionally, to handle high-power, number of dual-port MLC modules have been widely
applied for the realization of the SST [4]. The number of the HFMLs increase with the number of
the dual-port MLC modules, which increases power unbalance issues in the HFMLs and
implementation complexities. To decrease the number of the MLC modules as well as the number
of the HFMLs in the SST, multiport MLC modules can be applied. Multiple active bridges can be
connected to a common HFML to realize a compact MLC module.

The multiport MLCs have at least three terminals, which can interface with multiple sources. It
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is obvious that any multi-stage converter that has a dc-link can be configured as a multiport
converter. A single-phase ac to three-phase ac MLC has been discussed in [14], where the third
terminal can be connected to either of the two dc-links through a single- or three-phase inverter or
a dc-dc converter, depending on the type of sources it connected. The triple-port converter [15],
[16], isolated matrix converter [17], Dyna-C converter [18], and partial resonant ac link converter
[19] can also be configured as multiport converters.

The tri-port Dyna-C and the partial resonant ac link converter have the same operating principles
as their three-phase ac-ac configurations, except that all three bridges in the tri-port configuration
need to be sequentially operated within one switching cycle. The tri-port isolated matrix converter
uses three individual single-phase ac-ac cyclo-converters on the primary side to convert three-phase
line frequency ac to high-frequency ac. This single-phase ac-ac conversion approach allows series
stacking multiple fractionally rated converter cells for a multi-level configuration. The three-phase
synchronous rectifiers on the secondary and tertiary sides convert the high-frequency ac to dc. The
tri-port dual active bridge converter is an extension of the traditional dual active bridge converter.
This converter can be modelled as an inductor network driven by multiple square-wave ac voltage
sources. Like the power flow in the networked grid, by adjusting the phase shift of three voltage
sources, power flow among the three converter bridges can be controlled.

Because the input and output bridges of the Dyna-C converter and the partial resonant ac link
converter are configured as current source inverters, they can be operated with independent control
for all bridges. This allows using simple control strategy for the multiport configuration. However,
the issue with these converters is that the peak of the magnetizing current increases in proportion to
the number of bridges. For the multiport isolated matrix converter and the dual active bridge
converter, all bridges are operated simultaneously and thus they are coupled together, leading to a
complicated control problem.

1.1.3 Magnetic linked converter-based SST topologies and applications
The idea of the SST has been discussed since 1970 [20]. Initially the SST was designed to mimic
the basic functions of the traditional transformer, like working as ac-ac converter with voltage stepup
or voltage step-down functionalities. In 1970, a high-frequency ac-ac converter was proposed by
W. McMurray, which became the basic topology to design modern MLC-based SSTs [21]. In 1980,
an ac-ac buck converter-based voltage step-down power electronic transformer was proposed [22].
The topology proposed in [22] was also followed by the Electrical Power Research Institute (EPRI)
in 1995 [23]. The developed prototypes in [22] and [23] were suitable low power low voltage
operations, not suitable for the utility scale operations. Moreover, the topologies in [22] and [23]
had several drawbacks, like utilization of multiple series connected devices, absence of magnetic
isolation, and lack of load power factor improving capability. Moreover, due to the absence of the
magnetic isolation, secondary side harmonics could easily propagate in the primary side and affected
the performance of the devices in the primary side.
5

In 1996, a new transformer was proposed [24] to significantly reduce the size of transformer by
implementing HFML. By controlling the phase voltages, voltage and power were strictly balanced.
The implementation concept of a 200 V 3kVA unit operating at 15 kHz has also been discussed in
[24]. However, one of the major disadvantages was that the overall efficiency was found to be
approximately 80%, which was very low compared to that of the conventional transformer (>98%).

The earlier research on MLC-based SSTs is limited by the power device and high-voltage high
power converter technologies. A significant progress has been made by the 1990s in developing
utility scale SSTs [25]–[28]. For the topologies in [25] and [29], the incoming ac waveform has been
modulated by a converter to generate high-frequency square wave ac and passed through an HFML.
This technique reduced overall weight and size of the transformer but could not achieve the power
factor improvement capability. Since 2002, EPRI has been conducting research on developing
universal SST by means of adopting multilevel power electronic converter system [30]–[33], as
shown in Fig. 1.2. The application of the power electronic system facilitates voltage controllability,
power controllability, power quality improvement capability, and online system status monitoring
capability. Two hybrid SST designs [34], [35] has been patented in 1999 and 2005, where the
conventional transformer worked with the conjunction of the integrated power electronic system at
the secondary side. However, size and weight reduction were not possible with this prototype.
Moreover, secondary side power electronic system was not sufficient to achieve all the power
quality improvement capabilities.

Fig. 1.2. A 2.4 kV, 20 kVA SST from EPRI [30].

In recent decades, several types of SSTs have been considered for necessary investigation and
experimentation. Based on the power conversion stages, four types of configurations are identified
[36], [37]. They are named type A, B, C, and D. Type A topology converts energy (ac-ac) directly
with an MLC. The MLC also steps down the voltage level from high-voltage ac (HVAC) to low
voltage ac (LVAC) [38]–[41]. Type A configuration presents a simple, low-cost solution where
four-quadrant power devices are required for bi-directional power transfer. However, it does not
possess any dc-link for reactive power compensation applications. Moreover, the disturbance
rejection capability of this type is very poor as like as traditional transformers. In the type B
topology, the extra stage is the low-voltage dc (LVDC), which includes an isolated ac-dc conversion
stage and a dc-ac conversion stage to provide LVAC [42]–[46]. Type C topology has an isolated
energy conversion stage to convert HVDC to LVAC, where the LVDC link is not available [47],
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[48]. Type B and C topologies both have an isolation stage and dc links, which make them able to
control reactive power flow. Four-quadrant power devices are also necessary for bi-directional
power flow.

In addition, type A and B topologies are not suitable for high-voltage operation, since zero voltage
switching is hard to achieve with a greater input range. Moreover, traditional multilevel converter
(MC) topologies cannot be applied to the high-voltage side, as the switching losses will be very high
resulting in lower efficiency and difficulties in thermal management. Type C topology may not face
such problems, as dc-ac conversion technologies are mature [49]. Although, the lack of an LVDC
link makes it not suitable for the integration of low-voltage DERs. Type D topology offers three
stage energy conversion with an HFML in the dc-dc stage, which provides HVDC and LVDC links
[20], [30], [50]–[52]. This topology offers the highest flexibility in terms of optimizing efficiency,
volume, and weight. Moreover, the availability of HVDC and LVDC links provides additional
support for low-voltage and high-voltage DER integration. Additionally, the aforementioned
topologies should be connected in series or parallel for high-voltage and high-power applications.

Based on the above research, five distinguished high-voltage MLC-based SST topologies are
identified for their quality designs, detailed laboratory testings, and filed applications, namely the
UNIFLEX [50], EPRI [30], GE [53], ABB [54], and FREEDM [4].

Fig. 1.3. A 3.3 kV, 300 kVA SST for a unified and flexible power management system (UNIFLEX).

The UNIFLEX has been designed to be used as universal and flexible power management system
for future electricity network, as shown in Fig. 1.3, which is composed of three-stage, three-port
power electronic converter. The cascaded MC is adopted as the front-end stage with several dc-dc
converters as the intermediate stage. It incorporates 3.3 kV distribution voltage level with 415 V
grids. The amorphous magnetic material based HFML has been operated at 2 kHz frequency. Oilbased cooling technique has been implemented for the UNIFLEX.
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For dc fast charging application, the EPRI SST topology has been designed. The diode-clamped
MC has been applied in the high-voltage side for both rectifier and primary side of dc-dc stage. The
18 kV/60 A IGBT module has been adopted for the secondary side of dc-dc stage to generate LVDC
link. The ferrite core has been used in the HFML and operated at 20 kHz frequency. Additional dcdc converter is connected to interface with the battery pack.

In the basic unit of GE SST topology for substation application, the 10 kV/120 A SiC half-bridge
module has been connected in series at the high-voltage side to reduce voltage stress. The
nanocrystalline material has been used for the magnetic core to reduce specific core loss as the core
is operated at 20 kHz frequency. One of the special properties of the unit is the high-efficiency due
the line frequency operation of the high-voltage and low-voltage inverters and rectifiers along with
soft-switching capability of the dc-dc stage. However, this unit can only fulfil the basic voltage
transformation and isolation functions of the conventional transformer, which make this topology
unsuitable for smart grid and traction applications.

In ABB SST for traction application [54], a cascaded MC has been adopted as the input stage to
interface with 15 kV grid and 6.5 kV IGBT module has been considered for the H-bridge cell. LLC
resonant converters have been cascaded to each dc-link with the secondary side connected in parallel
to step down the voltage. Nanocrystalline core has been adopted for the HFML design. There is no
dedicated control implemented for the dc-dc stage of the system, meaning that the LLC converter
operates in open-loop mode at its resonant frequency point for maximum available efficiency
operation.
The state-of-the-art research on SST has been carried out at the ‘Future Renewable Electric
Energy Delivery and Management (FREEDM)’ system center in North Carolina State University,
USA. The emphasis has been given to design a 3.6 kV-120 V/10 kVA SST prototype (FREEDM
Gen I) [4]. However, the efficiency was reported to be around 84%. The efficiencies of the
FREEDOM Gen-II SST prototype based on the 10 kV 10 A SiC MOSFET and the FREEDM Gen
III SST prototype based on the 15 kV 10 A SiC MOSFET increase up to 95.5% and 97.5%,
respectively. However, the Gen-II SST and the Gen-III SST have not adopted three dedicated energy
conversion stages and not all types of DERs can be integrated directly with those SSTs.

The SST has found its applications in more compact and lightweight traction systems [55]–[57].
The SST can provide VAR compensation features and can work as a dynamic voltage restorer [58].
The SST can also work as a harmonic current filter and power quality conditioner [59], which does
not need heavy line frequency filtering circuits. Therefore, more compact and high energy density
platform can be realized. To operate the SST with conjunction of the traditional transformer, hybrid
distribution transformer has been proposed [60]. However, the benefit of size and weight reduction
of the system was not possible with this technology. The SST can also adopt real time fault isolation
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and protection mechanism [61] offering robust fault ride through capability for the system.

It can be seen from the comprehensive literature review that the MLC-based SST technology has
the tremendous research potential, especially in the field of integrating DERs, battery storage
systems, and electric vehicles to the power-grid without requiring any intermediate energy
conversion stages.

1.1.4 Multilevel converters for the magnetic linked converter-based SST
For utility applications, where the MLC-based SST has to interface high-voltage ac grid, a
multilevel approach has to be taken such that each device can be fractionally rated. The converter
devices need to equally share the current at the low-voltage/high-current side and to share the
voltage at the high-voltage/low-current side. There are two schemes to implement the converter at
the high-voltage side. One is by using a modular converter configuration in which all modules are
connected in series. The other one is by using a single module MC. Configurations for mediumvoltage or high-voltage to low-voltage three-phase SSTs using modular multi-stage single phase acac converters are proposed in [62]. Proper voltage and power balance control has to be designed to
stabilize the system.

Traditional two-level converters suffer from some difficulties regarding harmonic distortion,
requirements of heavy oil filled transformers, bulky filtering circuitry and very less dc voltage
utilization [63], which eventually make them inefficient. To tackle those issues, MCs have been
proposed in 1975 and at present, they have become indispensable part with the ratings of 2.3–30
kV, 0.3–32 MVA, for the commission of most modernized, medium (0.1–5.0 MW) to large scale
(6.0–50 MW) microgrid system [63]. Semikron, ABB, IXYS, and Mitsubishi Electric are the
pioneering companies to produce high power medium voltage power converters.

The MC can be designed to operate higher voltage levels, which completely eliminates the use of
any low frequency, heavy step-up transformers (50–70% of converter weight and 30–50% of drive
size are characterized by transformer [64]) and removes bulky filtering circuitry (43 level MC).
Certain inherent qualities are ensured in the MC topology, like excellent quality of voltage, small
and improved commutation time, less dv/dt stress on switches with lower total harmonic distortion
and, redundant switching states [63]. Those features enable MC to find its way in many diverse
applications like: pumps, VAR compensation, HVDC system, wind and PV energy conversion,
flexible ac transmission, speed controlling of drives, to name a few. Among the earliest MC
topologies, neutral point clamped, flying capacitor and cascaded H-bridge (CHB) MC are widely
investigated and fabricated. Later, multilevel matrix and hybrid converters are emerged. Among
them, the CHB MC is natural choice because of its modular property, i.e. the CHB MC can be
designed for any output voltage levels for diverse applications. Since the first appearance of the
CHB MC in 1988 [65], this technology is standardized with a power range of 0.15–120 MW and
frequencies up to 330 Hz [66]. Currently, the CHB MCs are applied in medium voltage, high power
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drive markets with maximum rating of 13.8 kV, 1400 A and 31.0 MVA [66].

However, with the increase of levels, circuit complexity, converter size and weight, the cost of
implementation increase. Therefore, attention should be paid on optimized modulation technique,
switching frequency, number of levels, and number of semiconductor switches, before designing an
efficient MC for the SST. From the last four decades, overwhelming research articles have been
published related to pulse-width modulation (PWM) techniques [67]. Consequently, the PWM
controller becomes the inherent and indispensable part for diverse types of power converters
emerged so far. The application of appropriately designed PWM schemes makes MC to function in
medium voltage high power drives, power balance in large scale photovoltaic (PV) integration, UPS
system for stand-alone PV generation working under linear or non-linear load, dc-link voltage
utilization, harmonic distortion reduction, fault tolerant operation, direct power control in grid tied
operation [68], thermal compensation, and reduction of leakage current.

The CHB MC in the SST faces several design issues and implementation challenges. The notable
ones are outlined below:
▪

One of the main disadvantages of the CHB MC is the voltage unbalance that could appear
on the dc side of the different H-bridges due to the device loss mismatching and H-bridge
real power differences;

▪

The unbalance issues become worsened, when the SST operates at no-load or light load
condition;

▪

The unbalanced voltage will cause the capacitor or device over-voltage in the H-bridge and
trigger the system over-voltage protection;

▪

Higher possibility of power unbalance in different phases;

▪

The SST consists of several MLC modules in parallel. The power imbalance can be caused
by the HFML parameter mismatching (such as leakage inductance or turns ratio) and dclink voltage differences in the multiple dc-links of the CHB MC;

▪

The power imbalance may cause device over-current issue; and

▪

The HVDC link is not simply possible with the CHB MC in bidirectional power- flow
environment, as each input H-bridge cells should be fed by isolated and balanced dc supply.
In this case, novel SST topology with dedicated controlling circuity will be the prime
requirement.

The MLC-based SST also contains a LVDC to LVAC conversion stage. To convert the LVDC
voltage to LVAC voltage, several low-voltage inverter topologies, like H-bridge, NPC, mixed-mode
H-bridge with bidirectional power- flow capability exist in the literature. The inverter should handle
the intermittency of the renewable energy generation system, random power fluctuations, mode
identification, system integration, and disturbance rejection capability for the low-voltage grid
implementation.
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1.1.5 Solid-state switching devices for the magnetic linked converter-based SST
For the solid-state switching device of the MLC-based SST, commercially available Si IGBTs
with antiparallel Si diodes with the voltage handling capability of 1.2–6.5 kV have been extensively
utilized for the implementation of the earlier topologies of the MLC-based SST. The recommended
operating frequency of the IGBTs is less than 10 kHz to avoid a substantial switching energy loss.
Therefore, they are not suitable for the high-frequency operation of the MLC in the SST to reduce
the size of the HFML. To deal with the high switching losses at higher frequencies, the SiC
MOSFET devices have come into the picture. The 1.2 kV SiC MOSFETs devices have been applied
in the MLC for more than 40 kHz switching operation and have a more reduced loss profile than the
Si IGBTs at higher frequencies. Commercially available SiC MOSFETs have a maximum voltage
rating of 1.7 kV and current rating of 115 A. There are several manufacturing companies, like
CREE, Wolfspeed, Semikron, etc. which continue their effort to commercialize high power SiC
MOSFET devices. For example, SEMITRANS, SKiM 93, SEMiX 3 Press-Fit modules can handle
10–350 kW power with a maximum 600 A chip current. However, low voltage rated switches
require a cascaded connection for the direct grid integration of the SST, which makes the system
costly, heavy, and less efficient. To tackle this issue, the 10 kV and 15 kV, 10 A SiC MOSFET
devices have been developed and characterized in the laboratory, as shown in Figs. 1.4(b) and (c).

Fig. 1.4 (a) Commercially available 1.2 kV and 1.7 kV SiC MOSFETs from CREE/Wolfspeed, (b) prototype 10 kV SiC
MOSFET, and (c) prototype 15 kV SiC MOSFET [69].

However, they are not commercially available now. They have been applied for the MLC-based
SST and in the laboratory for 12–40 kHz switching frequency operation. With these high-power
rated switching devices, the number of components of the SST drastically reduce enabling highfrequency operation at a low loss and high power density operation. However, one disadvantage of
these MOSFET devices is that they show high conduction losses at high power operation, which
tends to decrease the efficiency of the SST. The IGBTs have lower conduction losses at high power
applications due to the drift-region conductivity modulation methods. Therefore, the 15 kV SiC
IGBT has been developed [70] for high power applications, although not fully characterized and not
commercially available in the market. It is evident from the above discussion that the high power
SiC MOSFETs and SiC IGBTs will be available in the market soon, which will make the MLC
based-SST an energy-efficient renewable energy hub with grid-power quality improvement
capabilities and can become a potential alternative of the traditional transformer.
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1.1.6 Controllers for the magnetic linked converter-based SST
Different methods have been proposed in the previous works, and these methods can be classified
according to the availability of the voltage and current balance controller. There are four possible
combinations, which have been published in [57], [71]. Two main energy conversion stages of the
typical high-power, high-voltage SST are the MLC stage and the modular MC stage. Both of the
stages require separate controller architecture. A 400 V, 10 kVA MG interfaced SST prototype has
been developed [72] based on the master-slave controller for the MLC and the additional
feedforward voltage balance controller for the CHB MC stage to reduce the load disturbance and
simplify the modulation algorithm. The master controller executes all control and modulation
calculations, and the slave controller manages only device switching and protection. One MLC has
been utilized as the master controller and the output command signals are sent to other slave MLC
controllers. The effects of parameter mismatching in the MLC modules and semiconductor switches
have been compensated in the feedforward control section of the CHB MC. To design a 30 kVA,
7.2 kV SST prototype, a single-phase vector controller has been proposed in [73] for independent
active and reactive power control, and dc-link voltage balance control. The designed controller can
successfully limit the over-current and over-voltages issues caused by dc-link voltage and power
unbalance in the CHB MC. A single-phase SST to interface with the 7.2 kV distribution system has
been reported in [74]. Through the interaction of the MLC controller with the MC controller, the
MC dc-link voltages and the MLC powers can be balanced by selecting the voltage feedforward and
feedback coefficients in the MLC modules. Nevertheless, the optimal selection of these coefficients
has not been given and it required three individual controllers for each MLC module. Furthermore,
the power-flow from the DERs to the utility for the three-phase system has not been discussed.

1.2 Research Motivation
As the rapid penetration of the DERs to the modern grid with their diverse energy conversion
structures, the modern power-grid suffers from several power quality problems, like voltage
sag/swell, inter-phase voltage unbalance or voltage fluctuation, voltage or current distortions (i.e.,
dc offset, harmonics, intra-harmonics, notching, etc.), random noises, and transients (impulsive or
oscillatory). To solve these issues several power electronic controllers (e.g., solid-state current
limiter, solid-state breaker, DSTATCOM, DVR, UPQC, etc.) and active power filtering
technologies have been applied. The power electronic controllers and the active power filters are
specially designed for solving power-quality problems. Therefore, based on the application type,
these controller configurations should be varied. Thus, the overall power-grid system losses its
universality and modularity. Moreover, it becomes more complex, bulky, and expensive. If a single
power conversion unit can perform all the functions of the power electronic converters, the power
electronic controllers, and the power filters, the overall system would be compact, energy efficient,
and reliable. This is the main motivation factor to carry out the research on modelling, designing,
and developing an MLC for the rapid plug-n-play type power-grid integration of not only the
renewable energy sources but also the energy storage systems, the electric vehicles, and the
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sophisticated non-linear loads. Moreover, with the application of the MLC in the SST framework,
it will mimic the characteristics of the traditional transformer, perform as power quality conditioner,
and offer greater control flexibility. Therefore, it will be an all-in-one solution.

However, the extensive literature review on the MLC and its application in the SST suggests that
the existing MLC-based SST topologies require several numbers of MLC converter modules for
high-power applications, which complicates the design process and implementation procedure. The
possibility of circuit parameter mismatch increases with the increase of the MLC modules. The
circuit parameter mismatch creates several power-unbalance issues in the multiple MLC modules,
which in turn generates unequal joules heating in the switching devices and decreases the reliability
of the system. Moreover, the front-end MC in the MLC-based SST occasionally suffers from dclink capacitance mismatch, which will create voltage unbalance problem and will affect the power
routing scenario in the system. The stability range of the existing voltage and power balance
controllers are not high enough to tolerate high-level of parameter mismatch. Moreover, the
application of high number of feedforward current sensor modules makes the controller architecture
more complex. The MLC-based SST is realized to be smart, which will provide plug-n-play dc/ac
ports for the smart connection interface of the random non-linear loads or electric vehicles.
Therefore, the dedicated controller architecture should be less sensitive to the load disturbances.
The existing disturbance rejection controllers require high number of feedforward current sensors,
and their control dynamics change with the parameter mismatch in the MLC modules.

Those are the other key motivating factors to conduct this research, based on which the research
objectives are finalized and the contributions in the relevant area are made.

1.3 Research Objectives and Contributions
The main research objectives of this thesis are modeling, designing controller architecture, and
developing a novel MLC for grid integration of DERs. To achieve the main objectives of this thesis,
the following contributions have been made:
▪

Design, optimization, development, and characterization of an HFML for the MLC
with advanced magnetic materials: For the design of the MLC, two optimized HFMLs
have been developed based on amorphous and nanocrystalline magnetic materials due to
their advanced magnetic properties. A shape and size optimization process has been
proposed to select a suitable core shape and core size for the HFML based on ANSYS
simulation and human-machine intervened genetic algorithm. After that, a core-building
platform has been developed to develop the two HFML cores in the laboratory
environment. The cores have been characterized under high-frequency non-sinusoidal
excitations, from which, the hysteresis and the core-loss characteristics of the HFMLs have
been identified including the dead-band effect of the high-frequency inverter circuit in the
MLC. To interconnect multiple DERs using a common HFML, the magnetic responses
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have been investigated with multi-input excitations.
▪

Control oriented improved modeling of the MLC for the next generation SST: To
design an appropriate controller for the MLC-based SST, a control oriented improved
average value modeling method has been proposed. The modeling method reveals the
underlying control dynamics of the MLC and with the model at hand, the controller
parameters can be selected more suitably. Moreover, to reduce the MLC modules in the
next generation SST, instead of traditional dual-port MLC, multiport MLC (MMLC) has
been applied. The variation of the power-flow and the hysteresis characteristics have been
investigated with the variation of the number of the ports in the MLC.

▪

Data driven coordinated controller architecture for the MMLC-based SST for
reliable and automated distribution grid: A data driven coordinated controller
architecture has been proposed for the MMLC-based SST to improve the power quality
under grid voltage sag, swell, and harmonics. The proposed controller architecture has been
implemented in a dSPACE MicroLabBox-based compact and embedded platform to
manage the control coordination among the control data and manage the control operation
of the MMLC, the front-end MC, and the LVDC-LVAC converter of the SST.

▪

Grid integration of wind energy system with the MMLC and an advanced modulation
technique for the CHB MC: A new grid integration technology for the wind energy
system with the MMLC has been proposed. Moreover, an advanced modulation technique
has been proposed for the CHB MC to reduce the switching loss and improve the voltage
gain. The proposed grid-integration technology makes the energy system compact due to
the high-frequency operation of the MMLC. Moreover, the controller with the proposed
modulation technique can effectively work in linear-modulation and over-modulation
modes. The losses of the CHB MC are decreased and the grid current quality is improved
with the proposed modulation technique.

▪

Modeling and design of a magnetic bus-based grid integrated novel wind-wave hybrid
ocean energy technology: A grid integrated novel wind-wave hybrid ocean energy
technology (HOET) has been proposed, which adopts a multiport magnetic bus for the
hybridization of the matured wind energy system with the comparatively less matured
wave energy system. Both the wind and the wave system can be implemented in a multipurpose single platform to increase the energy generation per array unit and reduce the
implementation cost. A new voltage and current control technique has been proposed for
the power balance in the multiple ports of the magnetic bus.

▪

Improved voltage balancing technique for the MMLC-based energy conversion unit:
In the MMLC-based two-stage energy conversion unit (ECU), a CHB MC is connected to
an MMLC. The multiple ports of the MLC are connected to the multiple dc-links of the
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CHB MC. The capacitance mismatch in the multiple dc-links will create voltage unbalance
problem in the ECU. This will turn affect the power routing in the multiple ports of the
MLC. Therefore, an improved voltage balance controller has been proposed to strictly
regulate the multiple dc-link voltages even under abnormal capacitance mismatch.
▪

Improved power mismatch mitigation controller and load disturbance rejection
controller for the MMLC-based ECU: To mitigate the leakage-parameter mismatch
issues and balance the power in several MMLC modules, an improved power-mismatch
mitigation controller has been proposed. The proposed controller can mitigate extreme
leakage-parameter mismatch effect and balance the power transfer. Moreover, a multi-loop
load-disturbance rejection controller has been proposed without the need of using any
feedforward current sensors. The controller shows low-sensitivity under extreme load
disturbances, which facilitates the plug-n-play connectivity of the DERs to the ECU.

1.4 Thesis Outline
The thesis structure has been outlined as follows:

Chapter 1 provides a background of the problems that has been particularly focused in this thesis
and identifies the objectives and specific contributions in the context of the problem.

Chapter 2 covers the detailed procedure of optimizing, designing, developing, and characterizing
of the HFML for the MLC. A shape and size optimization technique is proposed to develop an
optimized HFML with advanced magnetic materials in the laboratory environment. The
characterization of the HFML is carried out under high-frequency non-sinusoidal excitations to
understand the hysteresis and core loss characteristics taking into account the dead-band effect of
the high-frequency inverter circuit. Moreover, the magnetic responses of the HFML under multiinput excitations are investigated to interconnect multiple DERs with a common HFML in the MLC.

Chapter 3 proposes an improved control-oriented modeling method for the MMLC in an SST
framework to fully understand the underlying control dynamics. The proposed model paves the way
to select suitable control parameters in a comprehensive manner to extract the best controller
response. Moreover, for the MMLC, the power transfer characteristics, the saturation characteristics
of the HFML, and the core-loss characteristics of the HFML are investigated.

In Chapter 4, a data driven coordinated control architecture is proposed for the MMLC-based SST
to solve grid power quality problems under grid voltage sag, swell, and harmonics. A comprehensive
controller design method for the converters of the SST is proposed. The proposed control
architecture manages different control data in a coordinated manner in its four control layers.

In Chapter 5, the MMLC is applied for the integration of the wind energy system to the power-
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grid. The system adopts an MMLC and a CHB MC for the wind energy conversion and connection
to the power grid. An advanced modulation method is proposed to reduce the switching loss of the
CHB MC in the both linear-modulation and over-modulation region. Moreover, the proposed
modulation method ensures high dc voltage gain and improved grid current quality.

Chapter 6 proposes a multiport magnetic bus-based novel wind-wave HOET, which combines the
wind energy system with the wave energy system in a multi-purpose single platform through a
multiport magnetic bus. The multiport magnetic bus provides galvanic isolation and the highfrequency operation of it increases the power transfer density. Moreover, a voltage and current
controller is proposed and designed in a cascaded fashion to balance the voltage and current in the
multiple ports of the magnetic bus.

In Chapter 7, an improved voltage balancing method is proposed for the MMLC-based two-stage
ECU. The proposed voltage balance controller mitigates the multiple dc-link capacitance mismatch
effects and strictly regulates the multiple dc-link voltages of the energy conversion unit. Moreover,
the output voltage ripples can be suppressed with the proposed voltage balancing method.

Chapter 8 proposes a multi-loop load-disturbance rejection controller and an improved power
mismatch mitigation controller for the MMLC-based two-stage ECU. The multi-loop load
disturbance controller shows low sensitivity to random load changes at the output, which facilitates
plug-n-play connectivity of the load. Moreover, the proposed power-mismatch mitigation controller
mitigates the leakage parameter mismatch in the MMLC modules and balances the power routing
in the multiple ports of the MMLC.

Finally, Chapter 9 concludes the thesis with some potential future research directions.

1.5 Summary
In this chapter, the motivations of conducting research on the magnetic linked converter to
integrate distributed energy resources to the power grid have been identified. Moreover, a systematic
background review has been carried out to identify the state-of-the-art research and the benchmark
technologies in the relevant field. Furthermore, the research objectives and the contributions of the
thesis have been discussed in detail with the thesis outline.
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Chapter 2
Optimization, Development, and Characterization of a
High-frequency Magnetic Link for a Magnetic Linked
Converter
Abstract
A shape and size optimized high-frequency magnetic link (HFML) with advanced magnetic
materials for a magnetic linked converter (MLC) is developed and characterized in the laboratory
under different high-frequency square wave voltage excitations generated from high-frequency
inverter including dead-band (DB). The high-frequency inverter needs a reasonable DB for a safe
operation and the inclusion of the DB changes the shape of the square wave. For the characterization
of the HFML, the DB is varied to produce different non-sinusoidal excitation voltages and an
optimized excitation voltage is identified. The effects of the DB on the core loss and the hysteresis
loop of the HFML are demonstrated. The mathematical analysis shows that the inclusion of the DB
causes the core loss to decrease for a fixed excitation voltage and frequency. However, an increased
DB produces a higher distortion at the output voltage and the current of the HFML. Therefore, an
optimized DB is mandatory to minimize the core loss and the distortion at the same time. Moreover,
magnetic responses of the HFML under multi-input excitations are investigated systematically,
which are essential to interconnect multiple distributed energy resources with a common HFML
instead of a common dc link or ac link in the MLC.

2.1 Introduction
The design process of a high-frequency magnetic link (HFML), which operates at high frequency
in a magnetic linked converter (MLC) involves multiphysics problems that entail complex tradeoffs
between electrical and magnetic properties including efficiency [75]. Moreover, the performance of
the HFML depends on the switching characteristics of the power switching devices and various
excitation signals. Therefore, extensive multiphysics research in the field of design and optimization
of the HFML is needed to develop next-generation MLCs. The core loss in the HFML tends to
increase as it is commonly operated at high frequency with non-sinusoidal excitation signals. The
higher the frequency, the smaller the size of the HFML will be. Moreover, for a high-density power
transfer with a smaller-sized core, the maximum flux density of the core should be high enough to
prevent core saturation as well as thermal heating. To deal with those issues, several advanced
magnetic materials, such as amorphous and nanocrystalline, are often used due to their low core loss
profile at higher frequencies and high flux density characteristics [12], [75].

In addition to the electromagnetic performance, the availability of the magnetic materials

17

(especially the size of the ribbon) and the complexity to design the core in the laboratory need to be
considered in selecting a suitable core shape. The selection of the core shape is as important as the
selection of the core size of the HFML. The shape and size optimization can be carried out based
on the electromagnetic field analysis for the efficient design of the core of the HFML.

For renewable energy conversion, the MLC usually operates under non-sinusoidal excitations
and the performance of the core of the HFML changes with the change of the excitations. In the
MLC, the HFML is connected with high-frequency inverters, which generates high-frequency
square wave voltages. However, the square wave voltages are not purely square waves in shape,
rather they can be termed as quasi-square waves, as the waves carry dead-band (DB) information of
the high-frequency inverters. The DB must be implemented for the switching of the high-frequency
inverter to avoid any unwanted short circuit condition in the switches and ensure safe operation of
the MLC. The characteristics of the newly developed magnetic materials, like amorphous and
nanocrystalline under different non-sinusoidal quasi-square wave excitations and optimized power
conversion scenarios with those excitations are still not well investigated.

In the previously reported works, different loss analysis techniques and mathematical expressions
have been investigated under high-frequency non-sinusoidal excitations. The nanocrystalline core
has been experimentally characterized for 500 kHz and an empirical core loss calculation method
has been presented for resonant converter applications [76]. The authors have shown that with a
fixed peak flux density, the core loss increases with the decrease of the duty cycles for square wave
signals. An improved method for core loss calculation has been proposed, where the relaxation
effect of the magnetic material has been taken into account [77]. The core loss expressions for the
three-level voltage profiles in the case of the MLC have also been investigated in [78]. None of the
above papers considered the overall effect of the dead-band from the high-frequency inverter on the
core loss of the HFML. In this chapter, the amorphous and the nanocrystalline magnetic materialbased HFMLs are characterized under different non-sinusoidal quasi-square wave excitations. The
core loss expression due to the inclusion of the dead-band is derived based on the modified
Steinmetz equation [79].

The HFML operating in high frequency has found diverse applications in different MLCs and has
been proved to be very promising to design next-generation power converters due to its unparalleled
features, such as galvanic isolation, high-density power transfer, and improved control
functionalities. The dual-port MLC is one of the basic and simplest examples, where the HFML has
been extensively applied [80]. The dual-port MLC uses a magnetic link with only two windings that
is connected to either a half or a full-bridge high-frequency inverter. The dual-port MLC topology
has already been extended to a multi-port MLC with a multi-winding HFML to use in multi-mode
operations [16], [81]. The literature mainly focused on the design of the power converter circuits
and the switching techniques to control the powers of the multi-port MLC.

18

In recent years, the use of medium-voltage multilevel converters is found to be one of the most
promising technologies specially for use in the step-up transformer-less direct grid integration of
renewable sources, industrial motor drives, and solid-state transformer [82]–[84]. Most of the
multilevel converter topologies require multiple isolated and balanced dc supplies and (or) needs to
balance the capacitor voltages. It has already been proven that the multi-winding HFML can
inherently overcome these issues and can generate multiple isolated and balanced dc supplies from
single or multiple sources [12]. Although the design optimization of such a HFML with advanced
magnetic materials has been presented in [75], no investigation has been reported in the literature
that has investigated the magnetic response of the HFML under multi-input excitations. Recently, a
common magnetic-bus instead of a common dc or ac-bus has been proposed to interconnect multiple
power sources such as solar photovoltaic modules, wind turbines, fuel cells, and energy storage
units magnetically, which eliminates the direct electrical connections between different sources
[85]. Although recent development of magnetic materials such as amorphous and nanocrystalline
alloys enable the design of a compact, lightweight, and efficient HFML or magnetic bus, the overall
power conversion efficiency highly depends on the magnetic response of the multi-input HFML.
Therefore, a systematic analysis of the magnetic response of a multi-input HFML is necessary to
design the switching and control circuit of the HFML based converters. In this chapter, a systematic
investigation is carried out to interconnect multiple sources through a common HFML. Moreover,
this chapter presents and discusses the detailed procedure of investigation of the magnetic response
of the HFML under multi-input excitations.

Fig. 2.1. Top view of the cores of the HFML with different shapes: (a) torus, (b) octagonal cross-section toroidal core, (c)
hexagonal cross-section toroidal core, (d) twisted rectangular cross-section toroidal core, (e) rectangular cross-section
square-shaped core, and (f) rectangular cross-section hollow cylindrical core.
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Fig. 2.2 Cross-section and side view of the cores of the HFML with the corresponding dimensions: (a) torus, (b) octagonal
cross-section toroidal core, (c) hexagonal cross-section toroidal core, (d) twisted rectangular cross-section toroidal core, (e)
rectangular cross-section square-shaped core, and (f) rectangular cross-section hollow cylindrical core.

2.2 Shape and Size Optimization of the High-frequency Magnetic Link
The selection of the core shape of the HFML is as important as the selection of the core size of
the HFML. To select a suitable core shape, six basic shapes are considered in this chapter for
investigation: the torus shape, the octagonal cross-section toroidal shape, the hexagonal crosssection toroidal core shape, the twisted rectangular cross-section toroidal shape, the rectangular
cross-section square-shaped, and the rectangular cross-section hollow cylindrical shape. The top
view of these shapes with their dimensions is shown in Fig. 2.1. The cross-sectional view of these
shapes with their side views and dimensions is depicted in Fig. 2.2. The volume of all these shapes
is considered to be 140 cm3 and their cross-sectional area is 5 cm2. As the power rating and the
magnetic property of the core mainly depend on these two parameters, to make a fair comparison,
the same values are considered. In this chapter, ANSYS multiphysics software is used for the finiteelement model (FEM) analysis of the designed HFML. In the FEM model, a length-based mesh set
up is adopted for both the core and the coils. The maximum length of each element is specified and
during the mesh operation of the ML, the total number of elements is limited to 5000. To obtain
high accuracy in FEM simulation results, proper insulation is provided between the core and
windings of the HFML. An appropriate insulating boundary is set up for the entire magnetic model.

The magnetic flux distribution performance of different core shapes is illustrated in Fig. 2.3. The
simulation results from the ANSYS software environment show that the magnetic flux distribution
is not uniform for all other shapes except for the shape shown in Figs. 2.3(a) and (f). Figs. 2.3(b)–
(d) show the magnetic flux density is more near the edges of these shapes. Due to the ununiformed
distribution of the flux, the core loss increases. On the other hand, the distortion of the output voltage
of the HFML is observed for the core in which the flux is not properly distributed.

For each of the shapes, the secondary load is varied to find the maximum power rating, and the
magnetic flux distribution and distortion in the induced voltage are observed. The torus shape is
found to be the best to develop the core of the HFML, as the shape shows a good conducting
magnetic flux. Although vendors may design this complex shape while condensing the molten
magnetic alloy, the special requirement will increase the cost and development time of the core.
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Moreover, the predesigned core may not match the requirement, which may affect the system
efficiency. Vendors usually provide amorphous and nanocrystalline magnetic alloy as a ribbon with
a thickness of about 20 µm. It is difficult to develop torus shape core in a laboratory environment
with such thin micrometre thick sheets or ribbons. In the laboratory, the magnetic alloy ribbon can
be wrapped in a cylindrical frame with a suitable adhesive for the construction of the HFML core.
Although different shapes of the toroid have been analysed, most of these are hard to fabricate and
cause waste of materials due to their irregular shapes especially in the laboratory environment.
Therefore, the second option, i.e. the toroidal shape with a rectangular cross-sectional area, as shown
in Fig. 2.3 (f), is selected as an optimized shape for simple and effective construction.

Fig. 2.3. Magnetic flux distributions in the cores of the HFML: (a) torus, (b) octagonal cross-section toroidal core, (c)
hexagonal cross-section toroidal core, (d) twisted rectangular cross-section toroidal core, (e) rectangular cross-section
square-shaped core, and (f) rectangular cross-section hollow cylindrical core.

A systematic analysis is carried out in the ANSYS software environment to optimize the size of
the core. To select the optimal core size for the HFML, the following proposed algorithm is used in
this chapter:

Step 1: Analysis of the existing standard HFML;
Step 2: Observation of the electrical properties of the windings and magnetic properties of
the core;
Step 3: Determination of the proper shape suitable to obtain a uniform magnetic flux
distribution;
Step 4: Observation of the power versus load characteristics curve;
Step 5: The variation of the cross-sectional area of the core for the same load and number of
turns of windings;
Step 6: If satisfactory, go to the next step. Otherwise, go to steps 2 and 4;
Step 7: Selection of the cross-section of the core for the same load and the same number of
turns;
Step 8: Variation of the core diameter of the core for the same load and number of turns of
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the windings until a satisfactory output is achieved;
Step 9: If satisfactory, go to the next step. Otherwise, go to steps 2 and 4; and
Step 10: Selection of the diameter of the core.

The power versus load characteristics of the optimized magnetic core reveals that the maximum
value of the instantaneous peak power is ∼4760 W for R = 0.22 Ω. However, the output voltage is
noticeably distorted, which is not suitable to apply to electrical loads. Considering the load
characteristics and magnetic property, the operating point is determined as R = 0.65 Ω. There is a
remarkable variation of the HFML design before [75] and after the optimization according to the
proposed algorithm as tabulated in Table 2.1. The mass of the optimized core size is only 45%,
which means 55% size is reduced. Therefore, the proposed design not only increases the
performance of the HFML but also reduces the cost. Both the optimized and non-optimized cores
are made of Metglas 2605S3A with a 20 µm thin sheet. In both cases, the Litz wires are used in all
of the windings as it is suitable for the high-frequency application.

Table 2.1 Comparison of the dimensions of the core
Parameters
Cross section, cm2
Inner diameter, cm
Outer diameter, cm
Height, cm
Width, cm
Volume, cm3
Mass (kg)

Before optimization [75]
5
6.5
10.5
2.5
2
133.52
0.973

After optimization
3
5.2
7.6
2.5
1.2
60.32
0.44

Fig. 2.4. Dimensions of the optimized rectangular cross-section hollow cylindrical core.

Fig. 2.4 shows the dimensions of the proposed optimized core, where OD is the outer diameter,
ID the inner diameter, and HT the height. The cross-section of the core is 3 cm2, the number of turns
of each of the primary and the secondary winding is 4. The core can be constructed with a 2.5 cm
wide Metglas alloy ribbon. The optimization method of the HFML core mainly focuses on size
reduction. The optimization process basically follows the human intervened genetic algorithm
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introduced in [86], [87]. Initialization of the population for the core winding starts from the
calculated turn number of the windings.

Fig. 2.5. Amorphous and nanocrystalline alloy ribbons (1 kg each) as collected from the vendor; without Araldite between
the layers for mechanical bonding and filling the air gaps.

Fig. 2.6. Photograph of the core development platform for the rapping of 20 µm thick ribbon with Araldite on every layer.

Fig. 2.7. Photograph of the developed core with Araldite between the layers for mechanical bonding and filling the air gaps.

2.3 Development of the HFML with Advanced Magnetic Materials
To design and characterize two HFMLs under high-frequency non-sinusoidal excitations, the
amorphous and nanocrystalline magnetic alloy ribbons are collected, which are 20 µm in thick and
2.5 cm in wide. Fig. 2.5 shows a photograph of the collected amorphous and nanocrystalline
magnetic alloy ribbons. Vendors generally provide a piece of long sheet to develop the core. The
development of the HFML core with this micrometer thick sheet is a complicated process and needs
special arrangement and technique. To achieve mechanical strength and the bonding with flexible
sheets, Araldite can be used on the surface of each layer. However, Araldite should be evenly
distributed over the sheets. The uneven distribution may create unwanted air gaps between the
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layers, which in turn increases the core loss. Therefore, a reasonable and uniform force needs to be
maintained during the rapping of ribbons. In order to fulfil these requirements, a platform is
designed in the laboratory to develop a core with micrometre thick ribbon. Fig. 2.6 shows a
photograph of the platform, where the force required to rotate the bobbin to fill the ribbons can be
controlled. A 3 kVA core requires several hundreds of layers of ribbons. A time-period of 2 h
(approximately) is required to rotate the bobbin 1000 times with reasonable force. After wrapping
the ribbon in the bobbin, the inner side supports of the bobbin need to be removed quickly and
carefully as the Araldite has a specific dry-up time. Fig. 2.7 shows a photograph of the developed
HFML core with nanocrystalline alloy ribbon of 20 µm thick and using the Araldite 2011 as a glue.
In addition, for mechanical bonding and filling the air gaps, Araldite also provides insulation
between the layers, which helps to reduce the eddy current loss of the core. The developed HFML
cores are wound with Litz wires in a single-layer arrangement, which in turn reduce the skin and
proximity effects in high-frequency applications.

Fig. 2.8. Photograph of the experimental setup to characterize the HFML core.

2.4 Characterization of the HFML under High-Frequency Non-sinusoidal
Excitations
Although a number of vendors have developed amorphous and nanocrystalline magnetic alloys
commercially, their electromagnetic characteristics are not well investigated especially for the highfrequency non-sinusoidal applications. Vendors usually provide core loss data under sinusoidal
excitation. An HFML in a power supply usually operates under non-sinusoidal excitations generated
by a high-frequency inverter circuit. The switching characteristics of the power switching devices,
e.g. the dead-band requirement due to the reverse recovery time highly affect the performance of
the HFML. Therefore, it is important to characterize magnetic materials under non-sinusoidal
excitations for the design optimization of the HFML. The developed HFMLs from amorphous and
nanocrystalline magnetic materials are tested in the laboratory under a square wave excitation. Fig.
2.8 shows the experimental test platform to characterize the developed HFMLs.

The magnetic field intensity is calculated from the measured excitation current and the magnetic
field density is calculated from the measured induced voltage in the secondary winding. The Agilent
Technologies DSO7034A oscilloscope with the KEYSIGHT N2791A differential voltage probes
and the AgilentN2781A current probes are used to measure the voltage and currents. Fig. 2.9 shows
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the measured B–H loops of the amorphous core-based HFML and the nanocrystalline core-based
HFML under 6 and 10 kHz square wave excitations at 40°C. Although the area of the B–H loops is
changed with the change of the excitation frequency, the shape of the B– H loops shell remains
unchanged. The area of the B–H loops for the amorphous alloy is much bigger than those obtained
from the nanocrystalline alloy. From the experiment, it is found that the change of the induced
voltage due to the change in the excitation current is comparatively smaller for the amorphous alloy
core-based ML compared with those obtained from the nanocrystalline alloy core-based HFML.
The power analyzer Tektronix PA4000 is used to measure the losses under square wave excitations
of different amplitudes and frequencies. The core loss is calculated from the measured losses. The
core flux density is also calculated from the measured induced voltage waveform for each excitation
condition. Fig. 2.10 shows the loss characteristics of the amorphous core-based HFML and the
nanocrystalline core-based HFML. The amorphous core-based HFML provides higher core loss.

Fig. 2.9. Hysteresis (B-H) loops under different frequency square wave excitations for: (a) amorphous core-based HFML
and (b) nanocrystalline core-based HFML.

Fig. 2.10 Core loss characteristics under different frequency square wave excitations for: (a) amorphous core and (b)
nanocrystalline core.

2.5 Investigation of Magnetic Responses of the HFML under Multi-input
Excitations
2.5.1 Theoretical modeling of a multi-input HFML
For the theoretical modeling of a multi-input HFML, a three-port HFML is considered, as shown in
Fig. 2.11(a). Separate winding is applied for each port of the HFML.
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Fig. 2.11. (a) Modeling of a three-port HFML and (b) simplified model of the three-port HFML with decoupled mutual flux
linkage (magnetization inductance Lm is omitted due to its high value at high frequency).

The simplified dynamic equation of the three-port HFML can be represented as
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where v1, v2, and v3 are the input voltages of winding 1, 2, and 3, respectively. The corresponding
currents of the three windings are defined by i1, i2, and i3. L1, L2, and L3 are the leakage inductances
of the three windings. The mutual inductances are defined by the parameter M, with the assumption
that aM12 = bM13 = abM23 = M, where subscripts express the winding numbers. The simplified model
of the three-port HFML is shown in Fig. 2.11(b).

2.5.2 Experimental investigation of the magnetic response under multi-input excitations
To validate the theoretical analysis, a prototype 2.5 kVA three-port HFML with nanocrystalline
alloy is utilized. Two windings were excited simultaneously with the California Instruments
programmable power sources. The third winding is considered as the secondary winding and is used
to measure the output. The Agilent Technologies DSO7034A oscilloscope with the KEYSIGHT
N2791A differential voltage probes and the Agilent N2781A current probes are used to measure the
voltage and currents.

Fig. 2.12. Frequency difference effect between two windings: (a) voltage and (b) current.
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Fig. 2.13. Phase difference effect between two windings: (a) voltage and (b) current.

Windings 1 and 2 are excited with 50 V peak sinusoidal excitations of 800 Hz and 1000 Hz
frequency, respectively. Fig. 2.12(a) shows the effect of the phase difference between two input
voltages on the output voltage. It can be seen that the output voltage peak varies significantly with
time and gradually increases and decreases. It becomes approximately zero when the two input
voltages are totally opposite in phase. Fig. 2.12(b) shows the currents of the three windings. The
frequency of the excitation voltage of winding 1 is kept lower than that of winding 2. The result is
that the winding 1 current increases compared to that of winding 2. The current in winding 1
increases as the frequency of the winding 2 voltage is increased further. The resultant output current
diminishes when the two currents are in phase opposition. Fig. 2.13(a) shows the effect of the phase
difference between the two excitations of winding 1 and 2. For experimentation, the winding 2
voltage waveform leads to the winding 1 voltage waveform. This time the output voltage is a
constant sine wave and its peak will be dependent on the loading conditions. Fig. 2.13(b) shows the
current performance under voltage excitation with different phases. It can be seen that the lagging
winding voltage draws more current than that of the leading one. The current difference between
the two input windings can be increased by increasing the phase difference between them. The
resultant current is a stable sinusoidal wave, which varies with the phase difference and the output
load.

A good output voltage can only be obtained, when both excitations are in phase and having the
same frequency. A distorted voltage and a distorted current are observed when the excitation
frequencies are not the same. The magnitude of the output voltage follows the source voltage with
a higher excitation and decreases with the increase of the phase difference between the two
excitations. On the other hand, the magnitude of the output voltage becomes lowest when they are
out of phase.

2.6 Analysis of the Dead-band Effect on the Magnetic Characteristics of the
HFML
For the analysis of the DB effect on the characteristics of the HFML, it is assumed that the core
is excited with a high-frequency square wave voltage, generated from the high-frequency inverter.
By varying the DB, different non-sinusoidal waveforms can be generated. If a certain amount of DB
is included in the square wave voltage signal, the corresponding flux density signal will not be a
pure triangular signal; rather it will take a trapezoidal shape. The amplitude and time period of the
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excitation voltage is Vdc and T respectively. The use of the parameter x (0 < x ≤ 1) is an alternative
approach to indicate the amount of the DB inclusion. Hence, the DB will be zero if x becomes 1.0
and the DB will increase if x decreases. According to the Modified Steinmetz method [79], after
inclusion of the DB, the expression for the core loss (watt/m3 ) calculation can be derived as:
 −1

 xV 2 
P = kh  2 dc2 2 
 2 A N 

f r2 − Bm(

2  −1) + 

(2.2)

where, A and N define the cross-sectional area of the core and number of turns, respectively. The
peak of the flux density signal is Bm and fr is the frequency of the excitation voltage. The parameters
kh, α, and β are the Steinmetz coefficients and can be found from the manufacturer data sheets. By
varying the parameter x, different excitation voltage signals can be found. (2.2) shows that the core
loss depends on x, if other parameters are held constant. Therefore, the core loss will be decreased
if x is decreased and vice versa. As the DB changes inversely with the change of x, it can be said
that increasing DB will decrease the core loss. However, the inclusion of high DB is not suggested
because the high DB will produce high distortion at the output voltage of the core. This is why an
optimized DB inclusion is mandatory for core loss reduction and distortion minimization.

Fig. 2.14. Dead-band effect on the magnetic hysteresis (B-H) curve.

The square wave voltage signals are generated by the high-frequency inverter based on the
insulated gate bi-polar transistor (IGBT) module SK30GH123 from Semikron, driven by an SKHI
20opA isolated driver circuit. The gate pulses for the IGBT switches are generated from the
TMS320F28335 Delfino microcontroller-based digital signal processor board. The DB is included
in the gate signals by appropriately programming the microcontroller. The effect of including the
DB in the square wave signals on the hysteresis loop is shown in Fig. 2.14. The B-H loop presents
deviations due to the 16.8 µs DB. This distortion will increase with the increase of the DB. Figs.
2.15(a) and (b) exhibit the DB effect on the measured core loss. The results show that for 10 and 15
kHz excitation voltages, the inclusion of the DB decreases the core losses for a fixed excitation
voltage. For example, the losses are measured as 172, 169, 164.7, 158, 154.2, and 140.8 W/kg for
1, 3.6, 8.8, 13.6, 16.8, and 19.2 µs DBs respectively, under a fixed voltage of 250 V and 10 kHz
excitation frequency. A similar scenario can be noticed for a 15 kHz excitation voltage, as shown
in Fig. 2.15(b), though the specific losses are increased due to the increased frequency.
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Fig. 2.15. (a) DB effect on the core loss for 10 kHz square wave voltage, and (b) DB effect on the loss for 15 kHz square
wave voltage.

Attention must be paid before including the DB in the gate pulses. Although, it is found that the
DB inclusion tends to decrease the losses, it also offers a high-level distortion at the output voltage
of the core, which will eventually create problems at the circuitry connected at the output of the
HFML. Experimental results reveal that with the increase of DB, the voltage and current waveforms
experience higher distortion. Weighted total harmonic distortion (WTHD) is utilized to quantify the
distortion, where the WTHD can be expressed as

WTHD =

1
V1

 Vi 

 
i=2  i 
n

2

(2.3)

where V1 is the root mean square (RMS) of the fundamental voltage and Vi denotes the ith order
harmonic voltage in RMS. The WTHD of the voltage waveforms is found to be 11.8, 13.35, and
21.67% for 1, 16.8, and 22.4 µs of DBs, respectively.

Additionally, the fundamental value of the voltage and current are decreased. Consequently, the
specific core losses are decreased with the inclusion of DB. Therefore, an optimization should be
made between the DB and the core loss before designing the magnetic core and the high-frequency
inverter system. It is observed from the experiment that for a DB of 8.8 µs in the 10 kHz square
wave excitation, the output voltage and current of the prototype core do not experience much
distortion and the DB can reduce the core loss to be slightly less than that when using a purely
square wave excitation. Therefore, for the 10 kHz excitation, the DB of 8.8 µs can be considered as
the optimized DB.

2.7 Summary
In this chapter, amorphous and nanocrystalline magnetic material-based two prototype HFMLs
are optimized, developed, and characterized with high-frequency non-sinusoidal excitations. A
shape and size optimization procedure is carried out to select the optimized shape and size of the
HFML based on the magnetic flux distribution in ANSYS and the application of a human-machine
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intervened genetic algorithm. The two optimized HFMLs are developed in the laboratory and
characterized in terms of their hysteresis characteristics and output power properties. For the
integration of multiple sources to a common HFML, magnetic responses of a three-port HFML are
also investigated under multi-input excitations. Results shows that the variation of the frequency
and the phase of the excitation signals at the input port of the HFML has significant effect on the
voltage signal at the output port of the HFML. The power transfer capability and the quality of the
voltage signal at the output of the HFML are increased when the frequency and the phase of the
excitation signals at the input ports of the HFML are maintained the same. The effect of the DB
from the high-frequency inverter on the magnetic properties of the HFML is comprehensively
analyzed and experimentally validated. It is found that for the fixed excitation voltage and
frequency, the increase of the DB in the square wave signal will decrease the specific core loss.
However, a higher DB causes higher distortion at the output voltage and corresponding magnetizing
current of the core. This higher distortion puts a heavy burden on the output rectifying circuitry
when the core is used in a high-frequency energy conversion circuit. Therefore, an optimized DB
needs to be designed so that the distortion effect, i.e. the percentage of WTHD, and the core loss
can be minimized.
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Chapter 3
Modelling and Control of a Multiport Magnetic Linked
Converter for Next Generation Solid-State Transformer
Abstract
The high-frequency magnetic linked converter-based solid-state transformer (SST) has the
tremendous potential to solve the issues related to interfacing the grid with renewable energy sources
and the non-linear loads as well as to provide the additional control functionalities. Several Hbridges are usually connected in series for the medium voltage grid integration of the SST. The
number of the high-frequency magnetic links (HFMLs) as well as the number of the traditional dualport magnetic linked converter (MLC) modules usually increase with the increase of the number of
series connected H-bridges. This increases the possibility of parameter mismatches and system
instability. Therefore, multiport MLC (MMLC) concept has been proposed for the next generation
SST, where multiple H-bridges share the same HFML. This configuration reduces the number of
HFML and increases the cross-coupling power transfer capability. However, the design process of
the MMLC involves a multi-physics research in the field of power electronics, magnetics, switching,
control, and energy management. In this chapter, the detailed analytical modelling and the control
technique of the silicon carbide (SiC)-based MMLC are investigated. The small and large signal
average models of the converter are developed and a voltage balance controller is designed for the
better understanding of the controller characteristics. The effect of connecting several H-bridges to
a single HFML is investigated in detail. Moreover, to reduce the switching loss, the converter
topology adopts the SiC-based switching devices instead of the traditional silicon (Si)-based devices
and the nanocrystalline magnetic material is used for the HFML design due to its low specific core
loss. A scaled down laboratory prototype of the MMLC is implemented in the laboratory and can
be utilized as a basic building block for the next generation SST.

3.1 Introduction
The existing power system is suffering from power quality problems (sag, swell, transients,
harmonics, etc.), energy management complexities, and control complications due to the rapid
integration of the highly unpredictable renewable energy sources and the diversified non-linear
loads [88]. This situation necessitates the need for the use of various power conditioning
devices, such as static synchronous compensator, dynamic voltage restorer, and unified power
quality conditioner. This will result in increased system size, cost, and uncertainties about the
reliability.

The solid-state transformer (SST), which mainly consists of power electronic devices and a
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high-frequency magnetic link (HFML), has the tremendous potential to solve the present power
quality issues as well as the need of any additional control functionalities [84], [89]. Among
the different SST topologies, the three-stage topology (ac-dc, dc-dc, and dc-ac stage) is very
popular due to its capability to integrate distributed energy resources, having a bidirectional
power flow, balancing the voltage and power, and managing the storage energy [4], [84], [89].
Among the three stages, the dual-port magnetic linked converter (DMLC)-based dc-dc stage
faces some strict design challenges due to the inclusion of the HFML. The DMLC has been
extensively researched as a potential candidate for the dc-dc stage due to its high-power density,
its capability of zero-voltage switching, and its ability to have bidirectional power flow [90],
[91]. However, the traditional SST topology requires the integration of several DMLCs and
HFMLs to interface with the medium voltage (MV) ac grid [4]. This requirement increases the
control complexities due to the possibility of the HFML parameter mismatches. Moreover, the
number of converter modules, HFMLs, auxiliary power supplies, gate driver units, and cooling
systems also escalates. Therefore, the use of multiport magnetic linked converter (MMLC) has
been investigated [92], where multiple H-bridges share the same HFML.

The technology of sharing a common HFML comprising several H-bridges has been gaining
much interest for an efficient power transfer in solar [12] and wind energy systems [93].
Furthermore, the triple port bidirectional converters have been devised based on this technique
[16], [94], [95]. The DMLCs have been explicitly utilized for the building of 10 kVA SST [4].
Recently, the MMLCs have been considered for the implementation of SST to reduce the
overall number of power electronic components and HFMLs [81], [96]. The cost and efficiency
analysis between DMLC-based SST and MMLC-based SST has been reported in [96] to
demonstrate the overall cost effectiveness of the asymmetric MMLC-based SST. Moreover, it
is also demonstrated that the utilization of the silicon-carbide (SiC) MOSFET-based switching
devices rather than the silicon IGBT based devices improves the efficiency of the SST.
Although, with the increase of the H-bridges, the detailed analysis of how the power flow
capability of the converter changes and how the core will behave have not been discussed.
Moreover, the detailed analysis of the core loss of the MMLC is necessary for the design of the
next generation SST. For the rapid simulation of the DMLC, a generalized average model is
developed in [97], [98], although, the model shows a large signal error, which is identified in
[99]. This thesis chapter proposes the following contributions:

1) A detailed analytical analysis of the effect of the increase of the H-bridges in a common
HFML on the power flow capability of the converter for use in next generation SSTs;
2) An extensive study of how the characteristics of the HFML changes with the increased
number of the H-bridges by investigating the core loss and the core saturation
characteristics; and
3) A derivation of the first order approximation-based large signal and small signal average
models of the MMLC. Previously, the models were developed only for DMLCs. These
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models will help to increase the simulation speed of the entire MMLC-based SST system.
Moreover, with the models at hand, a voltage balance controller is designed with specific
control parameters.

The chapter is structured as follows. Section 3.2 describes the MMLC model, its switching
characteristics, the necessary approximations, and the modeling methods. Section 3.3 covers
the detailed analytical study for the power flow calculations of MMLCs. Section 3.4 discusses
the HFML characteristics with the multiple H-bridges, where numerical core-loss measurement
techniques are presented. The small and large signal average models of the MMLC are also
derived in Section 3.5. A brief comparison between the traditional DMLC-based SST and the
MMLC-based SST is made based on the total component count and the voltage scalability of
the front-end rectifier in Section 3.6. The experimental validations are carried out in Section
3.7 and Section 3.8 concludes the chapter.

3.2 Modeling Approximations of the Multiport Magnetic Linked
Converters for the SST Application
Before considering the modeling of the MMLCs for the SST application, first an optimized
MMLC in an SST configuration is selected as shown in Fig. 3.1, which is asymmetrical in
nature, i.e. the MV side comprises four active bridges and the low voltage (LV) side comprises
one active bridge [92], [96]. The detailed model of the MMLC is shown in Fig. 3.2. Fig. 3.2
shows that the MV side has four active bridges with four constant and equal dc voltages V2, V3,
V4, and V5. The windings of the HFML are numbered as ‘1’, ‘2’, ‘3’, ‘4’, and ‘5’. The subscript
numbers of the parameters relate to the corresponding windings. The windings turn ratios are
denoted by n2, n3, n4, and n5, and the MV side capacitors are expressed as C2, C3, C4, and C5. R
and L denote the corresponding winding resistance and leakage inductance, respectively. The
bridge switches and winding currents are symbolized by ‘s’ and ‘i’, respectively.

Fig. 3.1. Multiport Magnetic linked converter-based SST configuration.
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Fig. 3.2. An asymmetric MMLC as a building block for the next generation SST applications.

At the LV side of the HFML, the constant dc voltage V1 can be replaced by Vo, which will
be considered as the converter output side. In addition, the smoothing capacitor Co, load Ro,
and current source iN are added at the LV side. The reason behind this choice is that in the SST
configuration, the output of the MMLC will be the input to the LV inverter. A perfectly
designed inverter draws a dc current with second order harmonic components. Generally, the
converter operating frequency is significantly higher than that of the grid frequency. Therefore,
the output of the converter can be replaced by a quasi-steady-state inverter [97]. Consequently,
the load of the converter is modeled as a resistor and an alternating current source connected in
parallel.

Because the studConsey focuses on the investigation of the MMLCs, for the necessary
analysis and mathematical simplicity, the following assumptions are made:

1) The MV front-end rectifiers are perfectly designed and the controllers of the rectifiers
provide constant and equal dc voltages to the MMLC. This is to ensure that equal and constant
dc voltage sources are inserted at the inputs of the MMLCs, as depicted in Fig. 3.2.
2) The MV side bridges are operated with similar switching signals, switching frequencies,
and equal phase-shift ratio to ensure that during the normal mode of operation of the SST, the
bridges do not exchange power among them;
3) The leakage resistance of the HFML is ignored, because normally, the leakage resistance
is very small and does not exert significant effect on the overall power transfer. The HFML
is assumed to be operated in the linear portion of the hysteresis loop described in Section 3.7;
4) The MV side and the LV side windings have equal leakage reactance and unity turn ratio,
because the same materials are utilized and a similar procedure is followed for the
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construction of the windings;
5) The power flow direction is considered unidirectional, i.e., from the MV side to the LV
side, because the power flow would be the same in the both sides of the MMLC. Another
reason is that by this assumption, the voltage and core loss characteristics of the converter can
be analyzed when the HFML is fed with multiple sources; and,
6) The maximum number of the active bridges is restricted to five for comparisons with the
traditional DMLC-based SST, covered in Section 3.6. This number is sufficient to analyze
the effect and characteristics of the MMLC without loss of generality.

3.3 Analysis of the Power Transfer Capability of the MMLC
The power transfer characteristics of the MMLC are very crucial for the appropriate design
of the SST and the controller. The power transfer capability of the converter changes with the
change of the number of windings at the MV side. For the analysis, first the MMLC is
simplified. The star configuration of the different active bridges is shown in Fig. 3.3, where the
symbol LY with the numbered subscripts defines the leakage inductances of the windings of the
corresponding converters. The V1 port of LV side is receiving power and the other MV ports
are supplying an equal amount of power through the HFML equivalent common node.

To simplify the analysis further, the star equivalent models of each type of converter are
converted to the equivalent delta models as shown in Fig. 3.4. The delta equivalent inductances
LΔ with the associated subscript numbers for the type of the converter are expressed in terms of
the star equivalent inductances. From the mathematical point of view, one new type of port is
introduced, i.e., the idle port. This port does not transfer power and remains idle. Fig. 3.4 shows
that with the increase of the number of the windings at the MV side, the number of the idle
ports is increased. Only, two ports supply power to the V1 port, although the amount of the
power flow will change with the increase of the number of the active bridges, as the inductances
of the power flow path will change.

Fig. 3.3. The star configuration of the magnetic linked converters with different number of ports, assuming unity turns
ratio and equal leakage inductances of the HFML windings.
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Fig. 3.4. Delta equivalent model of the magnetic linked converters with different number of ports for the power flow
analysis assuming unity turns ratio and equal leakage inductances of the HFML windings.

Fig. 3.5. High-frequency (40 kHz) magnetic link voltage waveforms of the ports ‘1’ and ‘2’ under: (a) SPS control and
(b) DPS control.

For the normal MMLC converter, the transferred power PD12, from winding ‘2’ to ‘1’ for the
single-phase shift (SPS) control (with unity turns ratio) can be written as [100]

 1  VV
PD12 =   1 2 D(1 − D)
 4  f sw L2Y

(3.1)

where D defines the duty ratio as shown in Fig. 3.5(a) for the SPS control, and fsw is the
switching frequency. If the LV side voltage source is replaced by the resistive load Ro and a
current source, as shown in Fig. 3.2, then the voltage V1 can be obtained by using (3.2) [100].

1 V R
V1 =   2 o D(1 − D)
 4  f sw L2Y

(3.2)

If the dual-phase shift control (DPS) is applied, then the transferred power from winding ‘2’ to
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‘1’ can be written as

PD12

 1  V1V2
1 2
 4  f L [ D2 (1 − D2 ) − 2 D1 ], 0  D1  D2  1
  sw 2Y
=
  1  V1V2 [ D (1 − D − 1 D )], 0  D  D  1
1
2
2
1
  4  f sw L2Y 2
2

(3.3)

where D1 and D2 denote the inner phase shift and the outer phase shift ratio, respectively, as
shown in Fig. 3.5(b). The processed power of port ‘1’ and the transferred power to port ‘1’ are
the same for the MMLC. For a triple-port magnetic linked converter (TMLC), the transferred
power from port ‘2’ and ‘3’ to port ‘1’ for the SPS control will be

 1  VV
PT 12 =   1 2 D(1 − D)
 6  f sw L2Y

(3.4)

 1  VV
PT 13 =   1 3 D(1 − D)
 6  f sw L2Y

(3.5)

For the DPS control scheme, the transferred power PT12 can be modified as

PT 12

 1  V1V2
1 2
 6  f L [ D2 (1 − D2 ) − 2 D1 ], 0  D1  D2  1
  sw 2Y
=
  1  V1V2 [ D (1 − D − 1 D )], 0  D  D  1
1
2
2
1
  6  f sw L2Y 2
2

(3.6)

The transferred power PT13 can be obtained by replacing the voltage V2 in (3.6) by V3. It should
be noted that the only difference between the transferred power with SPS and DPS scheme is
the duty ratio-based parameters. Therefore, for the rest of the analysis, the discussion is limited
only for the SPS scheme. The processed power of port ‘1’ for the TMLC can be expressed as

 1  V (V + V )
PT 1 =   1 2 3 D(1 − D)
 6  f sw L3Y

(3.7)

Similarly, the processed power of port ‘1’ for a magnetic linked quadruple-port converter
(QMLC) and a quintuple-port magnetic linked converter (QPMLC) can be written as

 3  V (V + V )
PQ1 =   1 2 3 D(1 − D)
 16  f sw L4Y

(3.8)

 1  V (V + V )
PP1 =   1 2 3 D(1 − D)
 5  f sw L5Y

(3.9)
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In a balanced condition and for equal MV side voltages, port ‘4’ of the QMLC and ports ‘4’
and ‘5’ of the QPMLPC do not contribute to the power transfer to port ‘1’ at the LV side. Those
ports are termed as idle ports in Fig. 3.4. Although, from the mathematical viewpoint, this
assumption is correct, in the actual scenario, all the MV side bridges transfer the same amount
of power to the LV side. Another important information that can be extracted from the relations
derived in (3.1)–(3.9) is that the percentage increase of the power transfer decreases with the
increase of the number of the active bridges at the MV side, as illustrated in Fig. 3.6. For
example, if it is assumed that the voltages V2 and V3 are equal keeping all the parameters
constant, then 33.28% extra power will be transferred if the TMLC is used instead of the
DMLC. On the other hand, 12.54% extra power can be obtained for the QMLC compared with
that from the TMLC and 6.47% extra power can be extracted from the QPMLC compared with
that from the QMLC. Therefore, the optimum number of modules should be selected according
to the power transfer requirements and the available MV side voltages.

Fig. 3.6. Percentage increase of the power transfer with the increase of the number of the ports at the medium voltage side.

3.4 Voltage and Core Loss Characteristics of the HFML in the MMLC
3.4.1. Voltage characteristics of the HFML in the MMLC
In the MMLC, the property of the flux additivity is utilized to obtain the required output
voltage at the LV side. However, the output voltage at the LV side explicitly depends on the
excitation voltage amplitudes and the turns ratios of the windings. According to Faraday’s law,
the relation between the induced voltage at the LV side and the number of turns of the windings
can be expressed as

En = N n
where

En =  E11

E22

E33

E44

d
[n ]
dt

E55  , N n =  n1
T

(3.10)
n2

n3

n4

 0 + 12 + 13 + 14 + 15 + m 
 +  +  +  +  +  
 2 12 23 24 25 m 
n = 3 + 13 + 23 + 34 + 35 + m 


4 + 14 + 24 + 34 + 45 + m 
5 + 15 + 25 + 35 + 45 + m 
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n5  , and
T

Here, E is the induced voltage at the winding and the subscript number is for the corresponding
windings, as shown in Fig. 3.7.

Fig. 3.7. Voltage characteristics identification of the HFML in the MMLC at no-load condition.

The parameter ‘ϕ’ with a single subscript defines the self-leakage flux of the corresponding
winding and with a double subscript defines the mutual leakage flux between the numbered
windings. The mutual flux, ϕm, is the common flux, which flows in the transformer core that
links all the windings, and can be written as

m = 22 + 33 + 44 + 55

(3.11)

Now, if the mutual leakage fluxes are ignored due to the operation of the HFML at the linear
hysteresis region, the induced voltages at the MV and LV side windings due to ϕm can be written
as

E22 + E33 + E44 + E55 =  n2 + n3 + n4 + n5 
E11 = n1

d
(m )
dt

d
(m )
dt

(3.12)

(3.13)

From (3.12) and (3.13), E11 can expressed as



n1
E11 = 
 ( E22 + E33 + E44 + E55 )
 n2 + n3 + n4 + n5 

(3.14)

The expression of (3.14) can be easily generalized for the n number of windings. The relation
of (3.14) reveals an important property of the MMLC as well as of the HFML. Generally, for
the power transfer from the MV side to the LV side of the SST, the HFML is operated in a stepdown mode, i.e. the number of turns of the MV windings will be greater than that of the LV
windings. In this case, the induced voltage at the LV side can be much lower than the rated
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value and the condition becomes worse if the number of windings is further increased. The
higher the number of the windings, the lower the LV side voltage will be. On the other hand, a
step-up operation of the HFML cannot be possible, as it must operate in a bidirectional mode.
Therefore, the optimized number of the windings should be selected based on the power
requirements of the SST. If the unity turns ratio is selected, then the output voltage at the LV
side will be one fourth of the MV side voltage. It can be concluded that the voltage of the MV
side can be also stepped down to low voltage by utilizing a certain number of windings, keeping
the number of turns of the windings same.

Fig. 3.8. Theoretical core loss calculations of DMLC-based SST and MMLC-based SST configurations with SPS and
DPS control techniques.

3.4.2 Core loss characteristics of the HFML in the MMLC
The core loss of HFML-based MMLC can be determined numerically and experimentally.
According to the modified Steinmetz equation [79], the core loss can be calculated for the
DMLC and the MMLC, operating in SPS and DPS modes by the expressions, shown in Fig.
3.8, where, k, α, and β are the Steinmetz coefficients that can be calculated from the curve
fitting technique using the manufacturer data sheets.

The no-load loss characteristics of the HFML in the MMLC can be experimentally found
from the magnetic field intensity Hn and magnetic flux density B, as shown in (3.15) and (3.16),
respectively. Here, lm and Ac are the mean path length and the cross-sectional area of the core,
respectively.

1
H n =   ( n2 i2 + n3i3 + n4 i4 + n5i5 )
 lm 
B (t ) =

n1   E22 (t ) + E33 (t ) + E44 (t ) + E55 (t ) dt
Ac (n2 + n3 + n4 + n5 )
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(3.15)

(3.16)

3.5 Average Model of the Multiport Magnetic Linked Converter
3.5.1 Large signal average model
In this section, the lossless average model of the MMLC operating in SPS control technique
is developed, where the MMLC has five ports. Because, all the voltages and all the leakage
inductances are assumed equal, the currents in all the windings will be the same. The dynamic
equations, which characterize the system, can be written as

di1 (t )
1
=
 s2 (t )v2 (t ) − s1 (t )vo (t )
dt
5L5Y

(3.17)

dvo (t )
v (t )  4 
i
= − o +   s1 (t )i1 (t ) − N
dt
Ro Co  Co 
Co

(3.18)

where s1(t) and s2(t) are the switching functions for the bridge ‘1’ and bridge ‘2’, respectively.
According to the generalized averaging framework developed in [97], (3.17) and (3.18) can be
separated into their associated zeroth order and first order current (real and imaginary)
components as

d i1
dt
d i1

1I

dt
d vo

0

dt

1  s2

5 L5Y  s1

=

1R

1
5 L5Y

=

=−

vo

0

Ro Co

 s2

 s1
+

4
Co

0

v2

1R

+ s2

0

v0

1R

− s1

1R

v0

0

0

v2

1I

+ s2

1I

v2

0

0

v0

1I

− s1

v2

1R

1I

v0

 s1 0 i1 0 + 2 s1

 2 s1 1I i1 1I

0

0

1R

−
 + s i1


−
 − s i1

i1

1R

(3.19)

1I

(3.20)

1R

+ iN 0
−
 Co

(3.21)

To avoid any saturation of the HFML, the zeroth values of the switching functions are designed
to be zero, i.e., s1

0

= s2

0

d i1

= 0 . Now, (3.19)–(3.21) can be modified as

=

1
 s2
5L5Y 

=

1
 s2
5L5Y 

1R

dt
d i1
dt

d vo
dt

0

1I

=−

vo

0

Ro Co

+

v2

1R

1I

v2

8
 s1
Co 

1R

0

0

− s1

− s1

i1

1R

v0 0  + s i1

1R

1I

v0 0  − s i1

+ s1

1I

i1

1I

0

= Vo .
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(3.23)

1R

i
 − N 0
Co

Using (3.22)–(3.24), (3.25) can be derived from (3.17) and (3.18), assuming that iN

vo

(3.22)

1I

(3.24)

0

= I N and

d xL
= AL xL + BL uL
dt

where xL =  vo

i1

0


1
−

R
0 C0

 
1 
AL =  − 
 s
  5 L5Y  1

  1 
 −  5 L  s1
  5Y 

i1

1R

 8 
  s1
 C0 

1R

IN  ,
T

 8 
  s1
 C0 

0

s

−s

0

1R

1I

 , u L = V2
T

1I

(3.25)

1I



0






 , and B =  1  s
L

 5 L5Y  2



 1 
 s2



  5 L5Y 

−

1R

1I

1 

C0 

0 



0 


Here, the subscripts ‘R’ and ‘I’ define the real and imaginary components, respectively. The
average of the switching functions, after including the necessary corrections as mentioned in
[99], can be expressed by (3.26)–(3.29):

s2
s2
s1

s1

1I

1R

1R

1I

=0

=−

(3.26)

2

(3.27)



2 
= − D(1 − D)  
 4 

(3.28)


  3   

2
= −   cos sin −1  D(1 − D)    
 
 8   



(3.29)

After substituting the values of the switching functions found from (3.26)–(3.29) in (3.25), the
large signal average model of the MMLC will be formed. It should be noted that the problem
of the large signal error in the model developed in [97], which has been identified in [99] is
solved in this work for the MMLC. The validation of the large signal average model is carried
out in Sections 3.6 and 3.7.

3.5.2 Small signal average value modeling of the MMLC
The system shifts from the steady state to the transient condition if there are any small
perturbations and therefore, the small signal perturbation-based transfer function between the
control input and output needs to be developed. The small signal model can be represented as

d xs
= AL xs + Bs d
dt

where

xs =  vo 0

42

i1R

(3.30)

i1I  and
T

 16  


3 
  3    
   D(1 − D)   I1I − cos sin −1  D(1 − D)     I1R 
 C0  
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 8    
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2  Vo 0 
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5  L5Y 
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The symbol ‘Δ’ represents the small perturbations. The detailed derivation process for the
DMLC has been described in [97]. In this chapter, the model in [97] is modified and developed
for the MMLC operating under SPS control technique. Fig. 3.9 demonstrates the step-by-step
categorical task flow for the derivation and the implementation of the large signal average
model of the MMLC. With the help of (3.26)–(3.29), the time-domain state-space model can
be developed. The time domain state-space model is transformed into the frequency-domain
transfer function model by using the numerical values from Table 3.1 and the corresponding
MATLAB function. After that, the step responses of the model are observed, which are shown
in Section 3.6.

Fig. 3.9. Categorical task flow for the implementation of the large signal model of the MMLC.

Table 3.1 Simulation Parameters
Parameter

Values

Rated power

10 kVA

Rated input ac voltage

4.8 kV

Rated LV side voltage

531.54 V

Rated output resistance, Ro

47 Ω

Output capacitor, Co

500 μF

Rated MV side ac voltage

1.9 kV

Leakage inductance

420 μH

Winding resistance

0.64 Ω

Nominal duty ratio, D

0.5

Switching frequency, fsw

40 kHz
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Fig. 3.10. Traditional DMLC-based SST topology.

3.6 Simulation Results
3.6.1 Brief comparison between the DMLC-Based SST and the MMLC-Based SST
For the comparisons, the DMLC-and the MMLC-based 10 kVA SST topologies shown in
Figs. 3.10 and 3.1, respectively, are simulated. Both topologies have the same number of Hbridge modules and the MV side dc voltages are kept equal to 1.9 kV. The simulation
parameters are mentioned in Table 3.1. The topology of Fig. 3.10 has two more HFMLs than
that of the topology of Fig. 3.1. Moreover, with the MMLC-based SST configuration, the SST
can be integrated to a 4.8 kV ac grid instead of a 3.6 kV grid with the traditional configuration,
as shown in Fig. 3.11. The rated LV side dc voltage is 332.2 V and 531.54 V for the DMLCbased and the MMLC-based SST topology, respectively. This will result in a higher current
stress at the LV side inverter for the DMLC-based SST topology than that of the MMLC-based
topology for the same amount of power transfer. Fig. 3.12 shows the HFML currents for the
SPS and DPS control techniques. It can be observed that the DPS method produces more
sinusoidal like transformer current and has the potential of reducing the HFML core losses.

Fig. 3.11. Pulse width modulated ac voltages for: (a) the traditional DMLC-based SST topology and (b) the MMLC
(five ports)-based SST topology.
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Fig. 3.12. Balanced steady state high-frequency (40 kHz) currents of the magnetic link: (a) for the SPS modulation and
(b) for the DPS modulation. The current at the MV side is for only one winding. As for the balanced condition, other
three winding currents will be the same.

Fig. 3.13. The steady state output dc voltage of the MMLC based on the derived large signal model.

3.6.2 Validation of the large signal average model developed for the MMLC
For the validation of the developed large signal average model, three types of models are
considered for comparison. The first one is the output voltage equation for the MMLC, which
can be derived from (3.9). This model is kept as reference and the two other models are
compared with it, as shown in Fig. 3.13. The generalized average model discussed in [97] and
the improved model discussed in [99] for the DMLC, are updated and modified for the MMLC.
Fig. 3.13 shows that the improved model perfectly tracks the reference voltage when compared
with that from the generalized average model. The necessary corrections are included in the
duty ratio values in (3.26)–(3.29) for the improvement of the large signal model.

3.6.3 Controller design based on the developed small signal model
Based on the developed small signal model, the duty ratio-based voltage balance controller
for the MMLC is designed, as shown in Fig. 3.14. The controller architecture is similar to the
one reported in [81]. The only difference is that instead of power balance controller as in [81],
the voltage balance controller is developed to validate the average model of the MMLC. The
LV dc controller controls the output dc voltage based on the duty ratio according to the
specified reference. The main objective of the MV side controller is to correct the output
voltage if there is any voltage unbalance at the input. The controller architecture produces four
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duty signals for driving the four active bridges of the MMLC. The duty signal for the LV side
bridge is kept constant and considered as the reference. The output results are compared with
different PI parameters, as shown in Fig. 3.15. The reference voltage is set to 180 V and the
time step is set as 0.1 s. Fig. 3.15 shows that with the increase of the integral gain, the response
becomes oscillatory and any further increase will make the system unstable. There are also
high-frequency ripples at the output voltage of the converter. Those ripples can be removed by
using high-value output capacitors or low-pass filters.

Fig. 3.14. Block diagram of the voltage balance controller for the MMLC.

Fig. 3.15. The closed loop response and reference signal tracking performance of the controller with different controller
parameters.

3.7 Experimental Results
3.7.1 Development of nanocrystalline magnetic material-based HFML
For the development of the HFML, the nanocrystalline magnetic material is the perfect
choice as it exhibits low specific core loss compared with that from the amorphous magnetic
material [76]. The nanocrystalline ribbon with thickness of 23 μm and a width of 30 mm is
preferred, as shown in Fig. 3.16(a). The nanocrystalline ribbons are glued together with
Araldite 2011 in each layer for the mechanical strength of the core, as shown in Fig. 3.16(b).
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The finalized core is shown in Fig. 3.16(c). The flux density for the saturation, the Curie
temperature, the resistivity, and the material density of the nanocrystalline material are 1.25 T,
560°C, 130 μΩ-cm, and 7.2 g/cm3, respectively. The inner and outer diameter and the height
of the core are 7.4 cm, 12 cm, and 3 cm, respectively. The volume and the mass of the developed
core are 210.27 cm3 and 1.51 kg, respectively. For the necessary windings, 12 insulated strands
of tinned Cu wire (0.4 mm outer diameter) are braided or twisted together to form the Litz wire.
This way, the equalization of the flux linkages among the conductors is possible.

Fig. 3.16. (a) Nanocrystalline ribbons, (b) developed raw core, and (c) transformer tape wound finalized core.

Fig. 3.17. A photograph of the experimental setup.

Fig. 3.18. No load characteristics of the HFML in: (a) the DMLC and (b) the TMLC.

3.7.2 Characteristics of the developed core and the converter under no load and loaded
conditions
To investigate the no-load characteristics and the controller implementation, an experimental
setup is established, where three active bridges (TMLC) are connected with the developed
HFML in an asymmetric manner, as shown in Fig. 3.17. For the active bridges, the
C2M0080120D SiC MOSFET (1200 V, 36 A, 80 mΩ) from CREE is used and operated at 20
kHz switching frequency. The controller is implemented using the TMS320F28335 Delfino
microcontroller. The two input dc voltages are kept constant at 250 V. The no-load
characteristics of the HFML are experimentally investigated for the two winding and three
47

winding HFMLs, as shown in Fig. 3.18. The voltage and the current waveforms are collected
from the KEYSIGHT DSOX4024A oscilloscope using the KEYSIGHT N2791A voltage and
the Agilent N2779A current probes, respectively.

Fig. 3.19. (a) B-H loops and (b) experimental loss comparisons of the HFMLs in the DMLC and the TMLC.

The data are processed in MATLAB and the B-H loop is plotted as shown in Fig. 3.19(a)
with a maximum saturation flux density of 0.45 T (with the turn ratios of 1:1.85). The
corresponding core loss is measured using the Tektronix PA4000 power analyzer and the
results are shown in Fig. 3.19(b). It can be shown that the three winding core exhibits higher
core loss at the higher flux density region. Fig. 3.19(a) shows that the core of the TMLC tends
to saturate quickly in comparison with the case of the DMLC. For the flux density of 0.3 T,
two operating points, ‘A’ and ‘B’ are identified for the DMLC and the TMLC, respectively.
The corresponding field intensity reveals that the TMLC draws more no-load current than the
DMLC for a fixed flux density. This results in a quick saturation of the core and a higher core
loss in the case of the TMLC. In the low flux density region, the core loss scenario is almost
the same for both the TMLC and the DMLC. The core loss difference becomes significant at
the high flux density as well as at the saturation region.

3.7.3 Controller performance
For the controller performance observation, the reference step voltage is set to 180 V dc. Fig.
3.20 demonstrates the steady-state performance of the secondary ac voltage of the converter
and the two primary winding currents. The output dc voltage can also be obtained theoretically
by the implementation of the large signal average model of the converter shown in Fig. 3.13.
Fig. 3.21 shows the step response of the converter output voltage under the specified PI
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parameters. The result is very similar to the simulation results shown in Fig. 3.15. The
oscillations can be removed if the integrator gain of the PI controller is reduced gradually.

Fig. 3.20. Steady-state characteristics of the TMLC at loaded condition.

Fig. 3.21. The experimental oscillatory step response of the converter output voltage under the specified controller
parameters as expected from the simulation.

3.8 Summary
In this chapter, the power characteristics, the loss characteristics, and the core saturation
characteristics of the MMLCs are extensively investigated. For the better understanding of the
converter operational characteristics, a first order approximation based average model of the
MMLCs is derived and validated. Based on the average model, a voltage balance controller is
designed. The average model gives all the information needed to select controller parameters
according to the desired response, which effectively reduces the overall designing time and
effort. The mathematical analysis shows that the power transfer capability gradually decreases
with the increase of the number of the active bridges in the MMLCs. Moreover, with the flux
linkage characteristics, the output voltage is stepped down more and more with the increase of
the number of bridges. Furthermore, the core will be quickly saturated with a higher
magnetizing current if the number of the excitation bridges is increased. All these cases suggest
that the number of the bridges in the MMLC should be optimized in terms of their power
transfer capabilities, loss performance, and core saturation characteristics. The chapter also
demonstrates that by using MMLCs, the number of HFMLs can be reduced, the SST can be
integrated to a high voltage grid with better harmonics performance. Additionally, by utilizing
the nanocrystalline magnetic material and the SiC devices, the overall system losses can be
reduced.
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Chapter 4
Data Driven Coordinated Controller Architecture for
Multiport Magnetic Linked Converter-based Solid-State
Transformer

Abstract
A data driven solid-state transformer (SST) is an attractive building block for a reliable and
automated distribution power grids. An SST can work as an energy buffer unit in a completely
embedded framework, similar to the information internet router, which facilitates a seamless
information flow between the local grids and the data centers. An SST connects two or more electric
subsystems and then distributes the energy to other subsystems based on a data driven energy
dispatch and intelligent management algorithm. The modern SST-based distribution grid has been
envisioned to integrate several renewable energy sources, energy storage devices, and dc or ac loads
in a standardized protocol-based plug-n-play technique, which may form a dc or an ac zonal
microgrid system. Energy efficient monitoring, coordination, control management, and economic
dispatch are the crucial issues for the optimal operation of an SST. This study proposes a data driven
coordinated control strategy for a multiport magnetic linked converter-based three-stage SST
topology, which can ensure improved power quality of the distribution grid. A step-by-step
controller design methodology is developed, which can coordinate several control data according to
the various SST functionalities. The chapter presents the simulation and experimental results that
validate the effectiveness of the proposed coordinated control approach.

4.1 Introduction
The use of the solid-state transformer (SST), instead of the traditional distribution transformer,
has been envisioned as a potential solution [101]–[108] for the integration of distributed energy
resources, such as distributed generators, battery energy storage systems, and electric vehicle
charging stations to the distribution grid. The internet of things (IoT)-based SST framework can
perform the same function as an embedded energy router in a power grid. Such a framework
removes the complexities associated with the interconnection of the traditional distribution grid and
distributed microgrid (MG) (ac, dc, or hybrid) units from the viewpoints of reliability, controller
performance, and communication functionalities [109]. The power grid can be incorporated with
the renewable-based dc or ac sources using the SST with its dc and ac ports, respectively, along
with the legacy ac grid. In comparison with the traditional distribution transformer, the smart SST
can exhibit several unique functionalities, such as the improvement of the grid power quality, the
regulation of the voltage and power factor, the support of the grid reactive power, the provision of
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real time communication, and the intelligent management of the energy flow. Moreover, in the data
driven communication network, the SST can provide the advanced metering system, the
automatized relay network, the online fault monitoring and protection system, and can play a crucial
role in the substation automation unit. Furthermore, with the universal and intelligent operating
system embedded in the SST with the fault isolation devices, a distributed communication network
can be established for the energy management among several SSTs and the prevention of cascaded
grid failure. The converters of an SST can serve as a dedicated communication and data exchange
interface of the smart distribution grid via the Ethernet connected to the RJ-45 ports using the IEEE
802.3 protocol or via the wireless local area network using the IEEE distributed network protocol
3.0 (DNP3). The controllers and the communication interface can work simultaneously using the
universal asynchronous receiver/transmitter link.

Fig. 4.1. SST-based future distribution power grid.

The modern SST design requires a multidisciplinary expertise from the field of communication,
power electronics, magnetics, and control to harness the aforementioned benefits. Among the
several existing SST topologies, a three-stage topology is the most popular due to the availability of
both low voltage ac (LVAC) and low voltage dc (LVDC) ports along with an isolated highfrequency magnetic linked dc-dc conversion stage [110]–[112]. Due to the integration of different
types of linear and non-linear local loads and the zonal dc or ac MG systems with the SST via power
and communication network, as shown in Fig. 4.1, a complicated energy scheduling and
optimization algorithm should be adopted for the balance between energy supply and demand, and
the load prioritization [113]. Moreover, the power grid may suffer from several power quality
problems, like sag, swell, transients, and harmonics [88]. The controller functionalities of an SST
vary according to the types of the loads and their energy demand. Therefore, a proper design of the
controller architecture and their coordination are crucial for the reliable operation of the SST-based
distribution grids. The above challenges are the motivating factors to conduct this research.
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Several research works have been carried out on the controller design for SST converters to
ensure stable and reliable operation of an SST interfaced grid system. A voltage and power balance
controller has been designed for an SST in [73] to ensure stable output voltage under grid voltage
sag. A complete SST enabled MG system has been developed in [4] and the experimental results
have demonstrated the superior performance of the SST-based MG system in terms of grid voltage
sag and dc-link voltage stability. However, the authors in [73] and [4] have not investigated the
effects of grid voltage swell and harmonics without any guidelines regarding the controller
coordination of the SST converters. A solution to the grid interphase voltage unbalance problem
and a harmonic analysis-based control strategy to remove grid current harmonics have been reported
for an SST-driven distribution system in [72] and [114], respectively. However, the effect of the
grid voltage sag, swell, and the controller coordination has not been discussed in [72] and [114].

A detailed study has been carried out on the interactions among the power converters of an SSTbased hybrid ac/dc multi-terminal grid in terms of impedance-based modeling method [115].
However, the study is based on dual-port magnetic linked converter (DMLC)-based SST without
any indication of converter controller coordination. A communication less power balance controller
has been reported in [116] for the seamless mode transition between the converter power balance
mode and voltage balance mode. The proposed strategy helps improving the grid reliability and
decreasing system costs. In [117], a combined phase-shift and duty ratio controller has been
designed to control the power flow and the output voltage of the SST. However, the potential of the
control strategies proposed in [116] and [117] to improve the grid power quality has not been
investigated.

In [118], a four-layer controller architecture has been proposed, where a coordinated control
management architecture has been developed. A brief description has been given on designing
converter controllers. The experimental results show that the converters of SST can keep the
medium voltage (MV) dc (MVDC)-link and LVDC-link voltages stable with the pollution free grid
current injection. However, the performance of the SST has not been investigated in terms of power
quality improvement. Moreover, the comprehensive analysis of the controller design for each stage
of the SST has not been reported.

In this chapter, a data-driven coordinated controller architecture is proposed for the converters of
a three-stage SST. The SST is implemented in an embedded laboratory platform to improve the grid
power quality in terms of the grid voltage distortions, sag, and swell. A decoupled controller is
designed for the MV side which includes an improved dual-loop current controller [119] and an
inter-module voltage balance controller. Most of the existing works on SST have considered DMLC
as the isolation stage [72], [73], [114] of SST, whereas this chapter considers multiport magnetic
linked converter (MMLC) for the isolation stage. In the MMLC, several H-bridges share a common
magnetic-link [93], [96], [120], as shown in Fig. 4.2.
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Fig. 4.2. Circuit schematic of a multiport magnetic linked converter-based three-stage single-phase SST.

The modelling and the design of controller architecture of an MMLC is not similar to those of the
traditional DMLCs. Therefore, a novel voltage and power balance controller is proposed for the
MMLC, which ensures stable LVDC-link voltage and equal power sharing among the magnetic
linked H-bridges. The low voltage (LV) side of an SST can be operated in a grid mode or in a load
mode [115]. Therefore, two types of controller should be designed at the LV side for the two
operating modes of the SST. The simulation and experimental results validate the effectiveness of
the proposed coordinated control technique.

The rest of the chapter is structured as follows. Section 4.2 introduces the SST topology and its
operation principles. The control data and corresponding control objectives are identified in Section
4.3 to develop the proposed coordinated controller architecture. A systematic controller design
methodology for the converters of an SST with the theoretical analysis is included in Section 4.4.
The simulation and experimental results are shown in Sections 4.5 and 4.6, respectively. Section 4.7
concludes the chapter.

4.2 Smart Solid State Transformer Topology and Operation Principle
4.2.1 Circuit topology
The first stage of the SST is a cascaded front end MV ac (MVAC) to MVDC conversion stage.
For the 30 kVA, 11 kV/400 V SST, with the 10 kV SiC devices [121], [122], three H-bridge modules
can be connected in series to connect to the 6.35 kV (single-phase) MVAC line. The nominal voltage
of the MVDC-link is designed to be 3.74 kV. The second stage is the HFML isolated MVDC to
LVDC conversion stage. This stage prevents any distortions and faults at the MVAC side to flow to
the LVAC side. The LVDC-link (400 V) can be used to integrate the distributed renewable energy
sources, energy storage devices, dc loads, and dc MGs. The third stage is a 400 V LVDC to the 230
V (single-phase) LVAC conversion stage. The controller architecture will be changed depending on
the application of the LVAC port, which will be discussed later.

4.2.2 Operation principle
As previously mentioned, each stage of the SST consists of H-bridge cells. This eventually
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increases the modularity, redundancy, and simplicity of bypassing any faulty cells without affecting
the mechanical integrity and compromising the system performance. The pulse width modulation
(PWM) strategy is the common operating scheme for the H-bridge-based converters. However, each
stage of the SST demands different modulation schemes. For the MVAC-MVDC stage, the carrier
phase-shift PWM strategy is used. For the dc-dc stage, the single phase-shift modulation technique
is adopted due to its simplicity and easy control, especially for the bidirectional power transfer
operation. For the LVAC inverter, a simple sinusoidal PWM scheme is utilized.

4.3 Coordinated Controller Architecture for the Solid State Transformer
4.3.1 Control data and objectives
There are several control data and several distinct control objectives that need to be dealt with
based on the specific SST topology and application. The SST topology proposed in this chapter has
the following control data: 1) MVAC grid current, img; 2) MVAC reactive power, Qmg; 3) MVDClink voltage, Vmc; 4) MVDC-link current, imc; 5) LVDC-link voltage, Vlc; 6) LVAC current, ilg; 7)
LVAC voltage, vlo; 8) LVAC active power, Plg; and 9) LVAC reactive power, Qlg. It should be noted
that the active power of the SST will be decided by the load connected to the LVAC port and the
associated controller of the LVAC inverter should provide a high quality power to the load. On the
other hand, if the LVAC port of the SST functions as a grid, then the active power will be handled
solely by the SST. The reactive power will be strictly controlled by the reactive power controller
implemented at the MVAC side and at the LVAC side for the grid connected condition. In this
chapter, the discussion is limited to the controller coordination of SST converters when an SST is
connected to the MVAC grid. If any grid fault occurs, the SST will be disconnected from the grid
and the islanded mode will be activated. In the islanded mode, the connected loads, ac MGs, dc
MGs, or hybrid MGs will demand separate set of energy management coordination techniques as
proposed in [123]–[125], which is out of the scope of the chapter.

4.3.2 Data driven coordinated controller architecture
Figs. 4.3 and 4.4 show the coordinated controller architecture. The architecture has four distinct
control layers, which are managed in a coordinated manner. The top layer senses the control data
and the reference control parameters. Based on the collected data, the controller decides the mode
in which the SST should be operated. There are three specific modes, which are assigned to the
controller. These are the grid-connected mode, the islanded mode, and the fault mode. If the
controller senses any fault, it automatically activates the fault isolation system embedded in the SST.
If the fault is not severe and can be prevented within a specified amount of time, the system will
continue working as a grid connected mode. If the fault is severe and sustained, the fault isolation
device will be activated and the SST will operate in the islanded mode. The second control layer
decides the power flow direction and the application type of SST based on the load demand. The
third control layer is the core control layer. In this layer, decisions are made on which controller
combination will be activated. In the fourth layer, PWM switching signals will be generated
according to the control decisions made at the upper three layers.
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Fig. 4.3. First and second control layers in the proposed coordinate controller architecture.

Fig. 4.4. Third and fourth control layers in the proposed coordinated controller architecture.
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4.4 Controller Design for the SST
4.4.1 Controller for the cascaded front-end rectifier
The rectifier stage converts MVAC to MVDC. For the controller design, the synchronously
rotating dq frame-based control technique is adopted. For the dq transformation, an imaginary phase
lagging 90° the original phase should be considered. The average differential model of the front end
converter in terms of real and imaginary axis can be written as (4.1)–(4.3):

Lmg

dimg

Lmg

dt
diig
dt

3

= − Rmg img + vmg − VmcN d mN

(4.1)

N =1
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where in the real axis, img is the grid current, VmcN is the MVDC-link voltage, vmg is the grid voltage,
Lmg is the inductance, Rmg is the grid equivalent resistance, CmcN is the dc-link capacitance, and dmN
is the switching function. In the imaginary axis, the subscripts ‘m’ of the current, the voltage, and
the switching function are replaced by the subscript ‘i’. After transforming into dq reference frame,
(4.1)–(4.3) can be written as
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where the subscripts ‘d’ and ‘q’ represent the d- and the q-axis components of the corresponding
parameters, respectively. For the voltage imbalance mitigation among each H-bridge cells, a
separate voltage balance controller is designed. According to [126] and [127], for the complete
decoupling between the main system controller and the inter-module voltage balance controller,
(4.6) and (4.7) must be satisfied, where ΔvmcN is the difference between the reference and the
measured voltage, and Vmc_nom is the nominal MVDC-link voltage.
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(4.7)

To satisfy the conditions of (4.6) and (4.7), after small signal perturbations, the condition of (4.8)
should hold true, where dmd is the duty cycle for the nominal MVDC-link voltage output and ΔdmdN
is the small variation due to ΔvmcN. From (4.8), (4.9) can be derived, which avoids the interaction
between the system controller and the voltage balance controller. Based on (4.9), the voltage balance
controller is designed, where the proportional and integral gain of the PI controllers are set as 0.1
and 0.05s-1, respectively, as shown in Fig. 4.5.

3
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mcN
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+ vmcN )( d mdN + d mdN ) = 3Vmc _ nom d md
3

d md 3 =

2

 v
N =1

(4.8)

mcN d md −  VmcN d mdN
N =1

Vmc 3

(4.9)

Fig. 4.5. Controller architecture of the cascaded front-end rectifier with dual loop current controller and inter-module voltage
balance controller.

It should be noted that, instead of the traditional PI-based current controller, a dual loop current
control architecture is designed due to its superior harmonic suppressing capability [116]. The
closed-loop d-axis current transfer function model can be derived as

imgd
imgd _ ref

=

1 + C

CPI ( s) Pm ( s) 1 + CP ( s) Ps ( s) 

P

( s ) Pm ( s )  + CPI ( s) Pm ( s) 1 + CP ( s) Ps ( s) 
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(4.10)

where CPI(s) and Cp(s) are the PI and P controller model, respectively. Pm(s) and Ps(s) define the
main and the pseudo plant models, respectively. The Ps(s) can be expressed by (4.11). If it is
assumed that the Ps(s) mimics exactly the Pm(s), then (4.10) can be simplified and expressed by
(4.12).

1
sLmg + Rmg

(4.11)

CPI ( s ) Pm ( s )
1 + CPI ( s ) Pm ( s )

(4.12)

Ps ( s) =
imgd
imgd _ ref

=

The proportional and the integral gains of dual loop current controller are selected as 100 and
700, respectively, such that the closed loop current controller bandwidth becomes 160 Hz, as shown
in Fig. 4.6. The proportional gain of the P controller model is selected such that the disturbance
rejection loop bandwidth becomes 390 Hz, which does not exceed the Nyquist rate of the switching
frequency. The voltage controller is designed in a traditional way, i.e. the voltage controller
dynamics are kept much slower (10 Hz) than that of the current controller.

Fig. 4.6. Bandwidths of the current controller and the disturbance rejection loop.

4.4.2 Controller for the multiport magnetic linked converter-based dc-dc stage
In a balanced steady-state condition, each MVDC port of the dc-dc stage transfers equal amount of
power to the LVDC port. The power flow from each MVDC port to the LVDC port can be derived
as

Pml1 =

Vmc 1Vlc Lm 3 Lm 4 Dml1 (1 − Dml1 )
2 f sw  Lm 2 ( Ll Lm 3 + Ll Lm 4 + Lm 3 Lm 4 ) + Ll Lm 3 Lm 4 
2
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(4.13)

(4.14)

(4.15)

Here, all the parameters are referred to as the LVDC port. Pml1 is the supplied power from the MVDC
port ‘1’ to the LVDC port, Dml is the duty cycle, and Vlc is the LVDC-link voltage. Ll defines the
winding leakage inductance at the LVDC side and Lm with the numbered subscripts, define the three
corresponding winding leakage inductances at the MVDC side. Nl is the number of turns of the LV
winding and Nm with the numbered subscripts define the number of turns of the three corresponding
MV windings. Now, if ImcN defines the dc input current of the Nth port at the MVDC side, the power
equation can be expressed as

3

P
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N =1

where Ploss is the total power loss of the dc-dc stage. The controller of the front end rectifier stage
keeps the MVDC-link voltages constant, i.e. Vmc1 = Vmc2 = Vmc3 = Vmc. Therefore, according to (4.17),
the summation of the input current will be constant according to the power rating of the dc-dc stage.

3

3

I

mcN

=

P

mlN

+ Ploss

N =1

N =1

Vmc

(4.17)

This property is used to design a current controller to balance the power transfer, as shown in Fig.
4.7. The voltage balance controller with proportional gain 0.0001 and integral gain 0.002 keeps the
LVDC-link voltage constant. The current controller (or, power balance controller) with proportional
gain ensures equal amount of current flow in the magnetic linked H-bridges at the MV side.

Fig. 4.7. Controller architecture for the multiport magnetic linked converter-based dc-dc stage.

4.4.3 Controller for the low voltage dc-ac stage
As previously stated, the LVAC port may be operated as a grid mode or as a load mode. In the
grid mode, the LV inverter should supply regulated active and reactive power according to the grid
demand along with pollution-free grid current. The dynamic dq model of the LVAC stage operating
as a grid mode can be expressed as
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where ilg is the LVAC grid current, Vlc is the LVDC-link voltage, vlg is the LVAC grid voltage, Llg
and Rlg are the LVAC grid equivalent inductance and resistance, respectively, and dl is the LV
inverter switching function. Based on (4.18), the dual loop current controller with the outer loop
active and reactive power controller is designed in a cascaded manner. The controller architecture
is similar to the one shown in Fig. 4.5. The only difference is that there is no inter-module balance
controller and the current reference components are generated from the active and reactive power
controller instead of the voltage controller. The current controller PI values are chosen to have a
bandwidth of 198 Hz and the P value is chosen to eliminate any frequency distortions from the grid
current. The LV side of an SST can be connected with different types of non-linear loads. This type
of controller combination can mitigate the high-frequency harmonic current components injected to
the system by the non-linear loads. The proportional and integral values of the active and reactive
power controllers are selected to have a controller bandwidth of 7.2 Hz, as shown in Fig. 4.8.

Fig. 4.8. Bandwidth of the dual loop current controller and the outer loop power controller.

In the case of accessing the LVAC stage as a load mode, the load will be connected via a second
order low-pass LC filter. The main purpose of the controller will be to supply a well-regulated ac
voltage. The output voltage with the filter dynamics in the dq rotating frame can be derived as

 dvlod 
 dt   0   vlod  1

=
 +
 dvloq   − 0   vloq  Clo
 dt 

illd − ilod 
i − i 
 llq loq 

(4.19)

where vlo is the load voltage, ill is the inverter current, ilo is the load current, Llo is the filter
inductance, and Clo is the filter capacitance. The controller design methodology is similar to the one
designed for the grid mode controller, except this time, the load voltage is controlled in the outer
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control loop, as shown in Fig. 4.9.

Fig. 4.9. Controller for the low-voltage dc-ac stage operating as a load mode.

Fig. 4.10. Task flow for the dSPACE MicroLabBox-based control platform.

4.4.4 Digital implementation of the controller architecture
The controller design for an SST and the control coordination demand sophisticated processor
and hardware circuitry to manage several control data with the shortest possible time scale.
Moreover, the embedded controller should incorporate suitable communication technology for the
seamless operation of the SST with the grid and transmit the necessary state estimated feedback data
to the command center. In this respect, the entire control architecture is implemented in the dSPACE
MicroLabBox using a co-processing technique. The compact and fully embedded system has an
NXP QorIQ dual-core 64-bit 2 GHz P5020 real-time processor with 1 GB RAM and 128 MB flash
memory. Moreover, it has a Xilinx Kintex-7 XC7K325T FPGA, which has 326,080 logic cells and
840 DSP slices. The FPGA can be operated along with the real time processor to satisfy special
input/output requirements just in the case for an SST to enhance the control performance and
61

flexibility. On top of that, with the integrated gigabit Ethernet host interface (dedicated
communication co-processing technology with QorIQ P1011 800 MHz processor), a high-resolution
and high-speed communication between the controller module and the command center is possible.
The internal architecture of the controller implementation technique and structured data flow are
shown in Fig. 4.10.

The FPGA unit, DS 1302, takes the sensor data through the class 1 ADC channels, which have
16 bit resolution and 1 Msps sampling rate. The programmable logic devices send the logic data to
the real time processor through the bidirectional data bus. The processor unit, DS 1202, performs
the mode identification of the SST and executes the core control algorithm of the SST. The logic
data is identified by the FPGA and it generates the switching signals accordingly. The host PC
working as a command center communicates with the controller through the Ethernet interface,
which requires a device specific modem. The FPGA control logics are implemented by the dedicated
Simulink RTI FPGA programming block sets. The PC with the Control Desk 6.2 is operated as a
real time interface for monitoring, observing the system status, and taking actions accordingly.

Table 4.1 Simulation Parameters
Parameters

Values

Nominal power ratings

30 kVA, 11 kV/400 V

Nominal MVDC-and LVDC-link voltage
Switching frequency

3.74 kV, 400 V
2.5 kHz

MVAC grid inductance, Lmg and resistance, Rmg
MVDC- and LVDC-link capacitances, Cmc and Clc
LVAC grid inductance, Llg and resistance, Rlg
LVAC output capacitance, Clo and inductance, Llo

100 mH, 0.7 Ω
2200 μF, 2200 μF
50 mH, 0.7 Ω
2200 μF, 0.23 mH

Magnetic-link winding inductances (MV side)

420 μH

Magnetic-link winding inductance (LV side)

180 μH

Magnetic-link turns ratio

9.5:1

Magnetic-link operating frequency

20 kHz

4.5 Simulation Results with the Designed Coordinated Control Architecture
A simulation is performed to test the performance of the designed controller architecture under
different grid voltage abnormalities with the parameters mentioned in Table 4.1. For the simulation
purpose, LVDC port of the SST is connected to a dc MG and LVAC port of the SST is connected
to an ac load. The dc MG consists of an energy storage device (ESD) with buck-boost type converter,
a photovoltaic (PV) power source with a dc-dc boost converter, and a dc load. The LVDC port works
as a stiff dc grid for the dc MG as the LVDC-link voltage is strictly controlled by the MAB dc-dc
converter of SST. The PV converter is operated at maximum power point all the time and the
converter of ESD is operated at power balance control mode [108], [128]. The low level control
techniques of PV and ESD converters are out of the scope of the chapter. To demonstrate the
performance of the coordinated controller under grid voltage abnormalities, it is assumed that the
dc MG is self-sustaining and does not fetch or feed power from or to the SST. In this case, the LVAC
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side load demand is entirely met up by the SST, i.e., the power flow direction will be from the
MVAC to the LVAC side.

Fig. 4.11. The performance of the SST under balanced grid condition: (a) MVDC-link voltage; each phase contains three
MVDC-link voltages, (b) MV PWM voltages before filtering circuit, (c) MVAC grid currents, (d) LVDC-link voltages; each
phase contains single LVDC-link, (e) LV PWM voltage before filtering with corresponding LVAC voltage and current, when
LVAC port is functioning as load mode, and (f) high-frequency magnetic link (HFML) currents.

Fig. 4.11 shows the performance of the SST under balanced conditions, when the power is
flowing from the MVAC side to the LVAC side. The system reaches steady state in 3.5 s. The
controller of the front-end rectifier ensures the constant and balanced MVDC-link voltages at 3.74
kV along with a pollution free grid current of 1.57 A. Fig. 4.11(b) shows the three-phase 7-level
MV PWM waveforms before filtering with a switching frequency of 2.5 kHz. The injected threephase grid currents are presented in Fig. 4.11(c). Fig. 4.11(d) shows the balanced LVDC-link
voltages at 400 V, ensured by the voltage balance controller of the MLMC-based dc-dc stage. Fig.
4.11(e) shows the two-level PWM voltage waveform along with the filtered LVAC voltage and
current waveforms, when the grid is accessed as a load via the second order LC filter. The controller
shown in Fig. 4.9 ensures that the LVAC port can supply a constant ac voltage of 230 V to the load.
Fig. 4.11(f) shows the 20 kHz HFML current waveforms under a single phase shift modulation. The
power balance controller of Fig. 4.7 ensures that the all the three bridges at the MV side supply
equal amount of power to the LV side.

Figs. 4.12–4.15 demonstrate the controller performance under grid voltage abnormalities. Fig.
4.12(a) shows that the grid voltages are intentionally distorted by adding 0.06 pu. 5th and 0.05 pu.
7th harmonics. The distortion starts at 4.5 s. Fig. 4.12(b) shows that the designed dual-loop current
controller can suppress the unwanted harmonics from the MVAC currents. Fig. 4.12(c) reveals that
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the MVDC-link voltages oscillate from the stable condition for 0.05s and eventually they track the
nominal value of 3.74 kV even if the distortion persists.

Fig. 4.12. The performance of the SST under grid voltage distortions starting at 4.5 s: (a) distorted MVAC grid voltages, (b)
MVAC currents, (c) MVDC-link voltages, and (d) MV PWM voltages.

Fig. 4.13. The performance of the SST under grid voltage swell starting at 4.5 s: (a) MVAC grid voltages, (b) MVAC
currents, (c) MVDC-link voltages, and (d) MV PWM voltages.

The SST performance is further investigated under the voltage swell conditions. A 10% grid
voltage swell is introduced at 4.5 s till 5 s, as shown in Fig. 4.13(a). The MVAC current decreases
due to the voltage sag and it shifts the MVDC-link voltages from the nominal condition, as shown
in Figs. 4.13(b) and (c), respectively. However, the system eventually reaches to the balanced
condition within 0.05 s after removing the voltage swell. A 10% voltage sag is also introduced in
the grid voltage for 0.5 s starting at 4.5 s, shown in Fig. 4.14(a). This time, the controller increases
the MVAC current to compensate for the effect of the voltage sag and tries to keep the MVDC-link
voltages at their nominal conditions, shown in Figs. 4.14(b) and (c), respectively. Fig. 4.15 shows
the LVDC-link voltages under momentary grid voltage abnormalities. Fig. 4.15(a) shows that the
distortion has no considerable effect on the LVDC-link voltage. The LVDC-link voltages face
momentary 2.5% voltage oscillations from the stable condition due to the voltage swell, as shown
in Fig. 4.15(b). Fig. 4.15(c) shows that the designed control system prevents any considerable effect
on the LVDC-link voltages due to the grid voltage sag.
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Fig. 4.14. The performance of the SST under grid voltage sag starting at 4.5 s: (a) MVAC grid voltages, (b) MVAC currents,
(c) MVDC-link voltages, and (d) MV PWM voltages.

Fig. 4.15. LVDC-link voltages under grid voltage abnormalities starting from 4.5 s: (a) grid voltage distortions, (b) grid
voltage swell, and (c) grid voltage sag.

4.6 Experimental Validation
For the experimental validation of the proposed controller architecture, a 2.5 kVA scale down
laboratory prototype of the single-phase SST is implemented. The MVAC grid voltage is chosen as
400 V and the MVDC-link voltages of the FER are chosen as 250 V with the modulation index of
0.8. The LVDC-link voltage is kept constant at 200 V. Fig. 4.16 demonstrates the balanced steadystate performance of the SST. Fig. 4.16(a) shows the seven-level PWM voltage at the MV side, the
MVAC current, and the constant MVDC-link voltage. Fig. 4.16(b) shows the constant LVDC-link
voltage, the HFML primary and secondary currents with the high-frequency inverter voltages at the
MV side. Fig. 4.17 shows the harmonic spectra of the MVAC current under balanced steady-state
condition, where the THD is found as 2.39%. Individual harmonic distortions are also shown in Fig.
4.17. According to the IEEE standard 1547 and the IEC standard 61727, the grid current THD should
be less than 5%, individual odd harmonics from 3 rd – 9th should be less than 4%, and individual odd
harmonics from 11th – 15th should be less than 2%. Therefore, the harmonic contents of the MVAC
current shown in Fig. 4.17 fairly satisfies both the standards.
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Fig. 4.16. Experimental test results of the SST under balanced steady-state condition: (a) MV PWM voltage, MVAC current,
and MVDC-link voltage and (b) LVDC-link voltage, HFML currents, and high-frequency inverter voltage.

Fig. 4.17. Harmonic spectra of the MVAC current under balanced steady-state condition.

Fig. 4.18. MVAC voltage, MVAC current and MVDC-link voltage of the SST under abnormal grid conditions: (a) grid
voltage distortion, (b) grid voltage swell, and (c) grid voltage sag.

Fig. 4.19. Harmonic spectra of the MVAC current under grid voltage distortion.

The performance of the designed controller is also tested with grid voltage distortion, grid voltage
swell, and grid voltage sag. Fig. 4.18(a) shows the case where the grid voltage is polluted with the
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5th and 7th harmonics. It can be seen that the dual-loop controller of the front end rectifier eliminates
the harmonics from the MVAC current and injects pure sinusoidal grid current. Moreover, the
MVDC-link voltage is also kept constant by the MVDC-link voltage balance controller. Fig. 4.18(b)
shows the SST performance when a voltage swell occurs at the grid voltage. The controller
decreases the grid current accordingly to maintain the power balance. A slight deviation at the
MVDC-link voltage is observed at the start of the voltage swell. Fig. 4.18(c) shows how the system
behaves under grid voltage sag. The controller increases the grid current to eliminate the impact of
the voltage sag. The MVDC-link voltage waveforms also show a satisfactory performance under
the voltage sag condition. Fig. 4.19 shows the harmonic spectra of the MVAC current under grid
voltage distortions. The THD is found as 3.06% and the individual harmonic contents satisfy both
the IEEE and the IEC standards.

4.7 Summary
This chapter proposes the design, theoretical development, and implementation of a data driven
coordinated controller architecture for the magnetic linked multiport dc-dc converter-based SST
topology, which maintains a balanced and steady performance even under abnormal conditions of
the grid voltage. A systematic controller design methodology for each stage of the SST is discussed.
An extensive simulation study is carried out to test the performance of the SST with the proposed
coordinated controller architecture. The results from the study show the effectiveness of the
proposed strategy in improving the grid power quality under grid voltage sag, swell, and harmonics.
The proposed coordinated control technique can keep the MVDC-link and LVDC-link voltages
constant under grid voltage disturbances at the steady states and the transient states. Moreover,
three-phase balanced grid currents are ensured by the proposed control scheme under grid voltage
abnormalities. The chapter also presents the experimental results using a down scale laboratory
prototype of the SST with the proposed control technique. A star type, short-range-wired broadband
communication line has been established between the SST controller and the command center
directly for the necessary command dispatch and system status monitoring. In this way, the on-board
processing delay, the event propagation delay, the control signal generation as well as the PWM
delay are taken into account. Moreover, as the communication distance between the command center
and the control device is very short, the possibility of losing data packet is highly unlikely when
testing the power quality of the SST fed grid with the proposed coordinated controller architecture.
The results show that the performance is similar to that of the simulation results. It can be concluded
that the designed SST system with the proposed coordinated controller architecture will be a suitable
candidate for the realization of the next generation renewable rich power grid.
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Chapter 5
A Magnetic Linked Multilevel Converter for Grid
Integrated Wind Energy System with an Advanced
Modulation Technique

Abstract
The high-frequency magnetic link (HFML) is gaining popularity due to its lightweight, small
volume, and inherent voltage balancing capability. Those features can simplify the utilization of
magnetic linked multilevel converter (MLMC) for the integration of renewable sources to the grid
with compact size and exert economic feasibility. The modulation and control of the MLMC are
crucial issues especially for grid-integrated applications. To support the grid, the converter may
need to operate in over-modulation (OVM) region for some moment. This OVM operation of the
converter causes increased harmonic losses and adverse effects on overall system efficiency. On top
of that, the size and cost of filtering circuitry become critical to eliminate the unwanted harmonics.
In this regard, a modified OVM scheme with phase-disposed carriers for the MLMC is proposed for
the greater suppression of harmonics and the reduction of converter loss. Furthermore, with the
proposed OVM technique, the voltage gain with modulation index can be increased up to the range,
which is unlikely to be achieved using the classical ones. Extensive simulations are carried out with
a 2.24 MVA permanent magnet synchronous generator-based wind energy conversion system,
which is connected to 11 kV ac grid through a common HFML and 5-level MLMC. A scaled down
laboratory prototype is implemented to validate the performance of the converter.

5.1 Introduction
Wind energy harnessing technology is becoming popular and matured day by day as a potential
renewable energy source. It is estimated that the global capacity of wind energy installation will
reach up to 104 GW by 2025 [129]. Wind energy based stand-alone and hybrid systems have been
gaining popularity nowadays for remote area power-supply systems [130]. Although the power
capacity of wind turbine generators has increased to the megawatt range, the voltage rating of most
generators is still limited to 690 V. Therefore, a heavy and bulky oil-filled transformer is commonly
used to step up the voltage from 690 V to 33 kV transmission voltage. For small-scale wind power
generation, fully rated voltage source converter coupled permanent magnet synchronous generator
(PMSG) based wind energy conversion system is suitable for its inherent efficiency and reliability
[131]. The PMSG ensures complete decoupled operation from the system frequency and wider rotor
speed range to have better frequency response [132]. Moreover, this type of system offers higher
torque at low speed without the requirement of separate excitation current supply. In this regard, a
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magnetic linked multilevel converter (MLMC) coupled PMSG setup is selected, as shown in Fig.
5.1. Figs. 5.2(a) and (b) present the MPPT controller for the front-end dc-dc converter and voltagecurrent controller of the grid-integrated MLMC.

Fig. 5.1. Five-level MLMC-based grid-connected wind energy system.

Fig. 5.2. (a) MPPT controller for the boost dc-dc converter and (b) decoupled controller for the grid-integrated MLMC.

The MLMC topology has the potential to operate in transformer and filter less system, and it can
reduce the size of overall converter to 50–70% [133]. They are becoming industry standard to
replace the classical two-level converters having 2.3–30 kV, 0.3–32 MVA power ratings, and better
candidates for the operation of medium (0.1–5.0 MW) to large scale (6.0–50 MW) micro-grid
system [64]. In this chapter, the cascaded H-bridge (CHB) MLMC is considered for its superior
qualities and higher rating (the maximum rating is 13.8 kV, 1400 A, and 31.0 MVA [134]–[136]).

The grid-integrated converters are normally operated in the linear modulation mode. In some
cases, when a sudden over-rated load is applied to the grid or in case of power imbalance, line
voltage tends to decrease. Moreover, the grid-side current regulator increases the reference voltage
for increased voltage gain to keep the line voltage constant. This can lead the modulator to operate
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in the over-modulation (OVM) region. This chapter focuses on the converter overall loss and total
harmonic distortion (THD) reduction in the OVM region in comparison with the existing OVM
techniques. The fundamental voltage gain increases linearly with the increase of modulation index
(MI) in the linear modulation mode and the opposite is true in the case of regular OVM techniques.
The traditional OVM technique possesses some adverse effects on converters, such as: (1)
generation of sub-carrier harmonic in the converter output voltage and current (low-level base-band
distortion); (2) gain reduction of fundamental voltage component; (3) breaking down linearity of
fundamental voltage with MI; and (4) abrupt dropping of switch pulses. These properties make the
OVM technique avoidable in the normal mode of converter operation. However, in OVM, the
fundamental voltage component can be increased within a reasonable limit, which can help the
converters and variable speed drives to utilize the full rated power, exhibit reliable performance at
the time of voltage deviation of the dc bus, and reduce the overall converter cost [137]. Moreover,
the modulator needs to operate in the OVM region to compensate the voltage fluctuation or overspeed operation for brief period in drives and traction applications [138].

Fig. 5.3. Different modulating signals: (a) sinusoidal 60° bus-clamped signal, (b) pure sinusoidal signal, (c) third harmonic
injected signal, and (d) third harmonic injected 60° bus-clamped signal.

The OVM has been utilized in hybrid 1.575 GW rated multilevel converter (MC) for fault tolerant
operation [139] and high-voltage direct current applications [140]. The OVM mode has also been
applied in hybrid MC [139] and matrix converters to improve the voltage transfer ratio and to reduce
low frequency voltage harmonics [141], [142]. The OVM method is investigated with several busclamped pulse width modulation (BCPWM) schemes as shown in Fig. 5.3, which shows the linearity
property with MI less than or equal to 0.907. The main advantage of utilizing these pulse width
modulation (PWM) schemes include 33% less switching loss than the regular PWM methods [143]
and reduced harmonic distortion than the regular space-vector PWM (SVPWM) schemes in the
OVM region. Recently, the third harmonic injected 60° BCPWM (THSDBCPWM) method is
introduced to show better harmonic spectra compared to the other conventional PWM methods
[144].
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The OVM method is analyzed for neutral point clamped converter (NPC) [145] and modular
multilevel converter (MMC) [146]–[150]. In [144], a modulation method is proposed to keep the
dc-link voltage constant of NPC converter during the OVM operation with the help injecting biasing
or offset signals. However, the method offers fundamental voltage gain reduction with additional
switching losses. The optimal design parameters of full-bridge MMC [146] and the arm voltage
balancing strategy of half-bridge MMC [147] under the OVM region are investigated. Although, no
distortion or loss scenario is reported. The BCPWM or zero sequence injection techniques are
applied to MMC in OVM for reducing capacitor voltage ripples and switching losses with additional
closed loop controller [148], and for balancing submodule arm currents [149] without mentioning
energy loss profile.

However, all of these existing techniques have taken the advantage of utilizing different offset or
zero sequence signals of modulating signals for operating the converter in wider modulation range
and fulfilling some stability requirements. No carrier-signal modifications have been come into
picture so far. In a CHB MLMC, multiple isolated dc voltage supplies are required, which poses
complexity in the voltage balancing control. The HFML has the capability to generate isolated and
balanced dc sources without any control complexities [144] and solve the dc-link voltage unbalance
problem. Moreover, the proposed new topology, as shown in Fig. 5.1 makes the energy conversion
system compact, lightweight, and cost effective.

In this chapter, a new carrier signal based OVM technique is proposed if converter operates in
the OVM mode for certain moment due to unwanted loading conditions. The proposed technique
can reduce the converter loss and keep the voltage gain approximately constant in comparison with
the exiting OVM techniques by modifying the carrier amplitude with four types of PWM schemes:
the sinusoidal PWM (SPWM), third harmonic injected PWM (THPWM), THSDBCPWM, and
sinusoidal 60° BCPWM (SSDBCPWM) [150]. This is the extended version of [150] with HFMLbased grid integrated system, synchronous frame-based controller design, and inclusion of
experimental investigation.

5.2 Traditional Over-modulation Techniques
Earlier OVM techniques are commonly investigated for two or three-level converters with
SVPWM. MI is the basic parameter to measure the gain scenario of any PWM strategy. For a twolevel converter, MI can be defined as shown in (5.1), where Vf(peak) is the inverter line to neutral
fundamental peak voltage, Vdc the input dc voltage, and m the amplitude modulation index (AMI)
between the modulating and carrier signals. The term 2Vdc/π is the highest voltage gain achievable
and is termed as the six-step mode voltage. With this reference, the highest MI in the linear
modulation region is 0.907.
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M i2 L =

mV f ( peak )
2Vdc

(5.1)



However, for the CHB MLMC, (i.e. for L-level converter), the situation shown in (5.1) changes.
The CHB MLC exhibits symmetrical square wave as the highest gain in the line to neutral voltage,
instead of the six-step voltage for two-level case. The modified equation to calculate Mi for L level
CHB MLMC can be given as

M iMLC =

mV f ( peak )
4  L −1 
V
  2  dc

(5.2)

where Vdc is the cell voltage of (L-1)/2 cells for single phase. Although the definitions of Mi in (5.1)
and (5.2) look different, the values will be the same because the fundamental component of the CHB
MLMC will increase with the increase of H-bridge cells. For example, for sinusoidal PWM, the
peak of fundamental component of L level CHB MLMC will be Vdc(L-1)/2. This results in the same
MI value for both two-level and multilevel converters.

Fig. 5.4. Harmonic distortion for different modulations in regular OVM mode: (a) SPWM, (b) SSDBCPWM, (c) THPWM,
and (d) THSDBCPWM.

5.3 Proposed Phase Disposition PWM in Over-Modulation Region
For the L level converter, the L–1 carrier signals have equal amplitude and frequency without any
amplitude band gap among them in the case of regular phase disposition PWM (PDPWM). When
the ratio m tends to become higher than unity, the regular OVM mode starts. Fig. 5.4 demonstrates
the overall THD scenario of different modulators, where m is chosen as 1.8 for SPWM and
SSDBCPWM, and 1.2 for THPWM and THSDBCPWM. With these values, the modulation
techniques offer the lowest percentage of THD.
72

Fig. 5.5. Percentage THD of different modulation techniques in the proposed OVM mode: (a) SPWM, (b) SSDBCPWM, (c)
THPWM, and (d) THSDBCPWM.

To improve the THD performance and loss characteristics of the converter in the OVM region,
the peak of the carrier signals is decreased, unlike the case of regular PDPWM. Therefore, an
amplitude band gap is introduced among the carrier signals. In this way, the OVM mode starts with
fixed modulating signal amplitude. Consequently, the carrier signal amplitude can be calculated as,

Acr =

kAr
L −1

(5.3)

where k  R and 0 < k < 1. The dc offset parameters are added with Acr for the contiguity. The
harmonic profiles with the modified technique are shown in Fig. 5.5. The band gap Bcr between the
two carrier signals is

Bcr =

(1 − k ) Ar
L −1

(5.4)

The dc-offset parameters can be calculated by

A
Fn =  r
 2

 L − 2n

 L −1

(5.5)

where n = 1, 2, 3, …(L–1)/2. In this work, the target reference normalized peak is chosen as 1.0 and
different k exhibits different modulation indices, THD, and fundamental voltage. As the peak to
peak amplitude of the carrier will decrease with the increase of k, the modified amplitude modulation
index mn for a given value of Ar, can be determined by
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mn =

L −1
L+k −2

(5.6)

Fig. 5.6. Output phase voltage of five-level converter for k = 0.

In this way, the highest fundamental gain with the proposed OVM technique can be achieved
when k becomes zero. The output phase voltage of the converter becomes staircase signal as shown
in Fig. 5.6 for the five-level case. The signal is square wave symmetric and the Fourier series of this
type of signal can be expressed as

V ( ) = Vx ( i )sin( x )

(5.7)

where x is the harmonic order, Vx the magnitude of the xth harmonic, αi the step change angle of the
signal, and 0 ≤ αi ≤ π/2 (i = 1, 2, ……. (L-1)/2). Due to the quarter wave symmetric property, the
even order harmonics will not appear in the signal. The odd order harmonic magnitudes can be
calculated by

Vx ( ) =

4Vdc
x

( L −1)/2



i =1,3,5...

cos( x i )

(5.8)

From (5.8), the fundamental component of L level converter output voltage can be easily obtained.
However, this type of staircase signal contains the highest low order harmonic components which
are totally unwanted. In this case, an optimized value of k should be chosen, so that the harmonics
remain lower than the classic OVM techniques and the gain can be increased.

5.4 Loss Analysis of Magnetic Linked Multilevel Converter in Overmodulation Region
An optimized modulation method should exhibit low loss, low THD and high voltage gain. To
demonstrate the superiority of the proposed OVM technique, this section covers the loss analysis of
the multilevel converter. Commercially produced insulated gate bipolar transistor (IGBT) comes
with IGBT switch and antiparallel diode. IGBT has conduction loss PavgC,T, switch-on loss PswitchT,on,
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and switch-off loss PswitchT,off. Diode only shows switch-off PswitchD,off and conduction loss PavgC,D.
PavgC,T and PavgC,D can be determined as
2
PavgC ,T = vce 0,T I avgC ,T + Rce ,T I rmsC
,T
2
PavgC , D = vce 0, D I avgC , D + Rce , D I rmsC
,D

(5.9)
(5.10)

where subscripts T and D stand for transistor and diode, vce and ic denote the collector-emitter voltage
and collector current, IavgC and IrmsC are the average and rms collector currents, respectively, Vce0 is
the zero-current voltage, and Rce the collector-emitter resistance. These values can be obtained from
the device datasheet characteristics curve. The transistor and diode switch on and off losses can be
calculated as

N
1 vce,off (t ) T ,on
 [ ET ,on( j ) (iC (t ))]
T vce,ref j =1

(5.11)

PswitchT ,off =

N
1 vce,off (t ) T ,off
 [ ET ,off ( j ) (iC (t ))]
T vce,ref j =1

(5.12)

PswitchD ,off =

N
1 vD ,off (t ) D ,off
 [ ED,off ( j ) (iD (t ))]
T vce,ref j =1

(5.13)

PswitchT ,on =

where vce,off and vD,off are the blocking voltages with reference blocking voltage vce,ref. The switching
loss energies ET,on, ET,off, and EDoff are obtained from the data sheet for instantaneous collector
current.

5.5 Grid Synchronization Controller for the Magnetic Linked Multilevel
Converter
In the usual operation of converter based PMSG wind energy conversion system, the rotor blades
of turbine in the turbine drive train capture the wind energy. This energy is fed to the generator for
conversion from mechanical to electrical energy. The main control objective in this case is to extract
optimum power by using the optimum torque and optimum rotor speed. Furthermore, a dc-dc
booster should be utilized to regulate the dc output voltage at the desired level even for varying the
input voltage and output load. In this chapter, an optimization technique for torque and a booster
controller [151] is designed to produce optimum power from the generator and keep the dc-link
voltage constant respectively.

For the synchronization and control, the synchronously rotating reference frame-based control
technique with grid voltage and current as reference is adopted in this work. The characterization of
the point of common coupling (PCC) voltage can be determined by
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vra = Rr ira + Lr

d
( ira ) + vla
dt

(5.14)

vrb = Rr irb + Lr

d
( irb ) + vlb
dt

(5.15)

vra = Rr irc + Lr

d
( irc ) + vlc
dt

(5.16)

After transforming the abc reference frame parameters to the dq reference frame, (5.14)–(5.16) can
be expressed in the matrix form as,

d

R + Lr
vrd − vld   r
dt
v − v  = 
 rq lq    L
r



 ird 
 
d i
Rr + Lr   rq 
dt 
− Lr

(5.17)

The real and reactive current dq components ird and irq, can control the active and reactive power
transfer between grid and wind energy generation system.

Table 5.1 Loss Comparisons of Regular and Proposed PDPWM in OVM Mode
Category

Switching

Conduction

Total

loss

loss

loss

(kW)

(kW)

(kW)

m = 1.8

1.68

9.53

11.21

12.12

k = 0.4

0.23

7.59

7.82

15.00

m = 1.8

2.57

9.43

12.00

14.00

k = 0.4

0.52

6.62

7.14

15.50

m = 1.2

1.66

9.55

11.21

12.18

k = 0.4

1.50

9.37

10.87

10.50

m = 1.2

1.66

9.51

11.17

12.20

k = 0.4

1.51

9.31

10.82

10.80

Type

PWM
SPWM

SDBCPWM

THPWM

THSDBCPWM

THD
(%)

In the synchronously rotating frame, it is customary to use the proportional-integral (PI) controller
with the following dynamics for current controller:

t

vrd = vld −  Lr irq + K pc ed + K ic  ed dt

(5.18)

0

t

vrq = vlq −  Lr ird + K pc eq + K ic  eq dt

(5.19)

0

where ed = irdref - ird and eq = irqref - irq. The gains Kpc and Kic should be chosen to minimize the crosscoupling effect between d and q current components. Supply of active power, Pr and reactive power,
Qr into the grid can be calculated by
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VrVl
sin( )
Zr

(5.20)

Vl 2 VrVl
+
cos( )
Zr
Zr

(5.21)

Pr =
Qr = −

where Vr and Vl are the converter side voltage and line voltage, respectively, with φ defines the
phase voltage angle. Therefore, the converter output voltage and power angle regulate the active
and reactive power injection. The PCC voltage is controlled through an anti-windup PI controller
based on the reference reactive current signal, irqref as follows:
t
t


irqref = K pc el + K ic  el dt − K ic  K rl ( irqref − is )  el dt 
0
0



(5.22)

where el = vl,ref – Vl, is is the output saturated current, and Krl the feedback gain which prevents the
controller from going into saturation.

Fig. 5.7. THD in OVM region: (a) regular and (b) proposed methods.

5.6 Simulation Results and Discussions
5.6.1 Simulation of CHB MLMC for loss evaluation in islanded operation
For switching and conduction loss calculation, an 11 kV, 2.4 MVA 5-level CHB magnetic linked
converter is chosen with H-bridge cell input voltage of 4 kV. IGBT Module 5SNA 0750G6503000
(6.5 kV, 750 A) of ASEA Brown Boverie (ABB) fulfills the switching purposes of the converter.
The converter is simulated under 1.0 kHz switching frequency and the temperature of operation is
assumed as 125 °C. Firstly, the characteristic curves from the manufacturer data sheets are
approximated [144]. Then, by using (5.9)–(5.13), the switching and conduction losses are
calculated. Table 5.1 summarizes the losses associated with different types of modulation techniques
in the regular and proposed OVM techniques. Table 5.1 reveals that in all modulation techniques,
the total loss is reduced and THD becomes lower for THPWM and THSDBCPWM in the case of
the proposed one. Fig. 5.7 shows that decreased k will ensure lower THD. With the limited OVM
region with the proposed technique, the approximately constant fundamental voltage of the
converter refers to a very special property as shown in Fig. 5.8. The fundamental gain gradually
decreases with the regular OVM technique as shown in Fig. 5.9(a). However, the proposed
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technique not only keeps the gain approximately constant but also increases the gain as referred to
Fig. 5.9(b).

Fig. 5.8. Fundamental voltage (normalized) in OVM region: (a) regular and (b) proposed methods.

Fig. 5.9. Fundamental voltage gain in OVM region: (a) regular and (b) proposed methods.

Fig. 5.10. (a) Simulated flux distribution of the high frequency magnetic link (primary winding excitation) and (b) single
slice presentation of the direction of flux distribution.

5.6.2 Simulation of the high frequency magnetic link
By using the COMSOL Multiphysics software, finite element analysis is done to simulate the
high-frequency magnetic core. Amorphous material from Metglas is selected as the core material,
and the primary and secondary windings are considered as homogeneous multi-turn. The primary
winding is excited with 10 kHz square wave voltage to get the flux density around 0.8 T at 0.05 s
as shown in Fig. 5.10(a). Fig. 5.10(b) demonstrates the slice view with the associated flux
distribution directions at 0.03 s.

5.6.3 Simulation of grid connected wind energy system with the HFML in steady state
A 2 MW, 690 V PMSG based grid connected wind energy system with the MLMC is simulated in
MATLAB/Simulink platform. The overall system with the controller architecture is shown
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previously as in Fig. 5.2. It is to be noted that the system is operated to fulfill unity power factor
operation in the rated condition and reaches the steady state at 0.3 s. For the drive train, a two-mass
model is assumed which will run the generator with optimum rotor speed to generate optimum
torque. At a particular wind velocity, the pitch regulator (not shown in Fig. 5.2) will sense the
converter output power and rotor speed to generate optimum pitch angle, which in turn generates
the optimal mechanical output from the generator. The parameters for the simulation are shown in
Table 5.2.

Table 5.2 Simulation Parameters of the PMSG, the CHB MLMC, and the HFML
Wind turbine and drive train
Optimum co-efficient

1.67×10-3 Nm/(rad/s)2

Density of air

1.225 kg/m3

Base wind speed

12 m/s

Permanent magnet synchronous generator
Rated system power

2.24 MVA

Mechanical output power

2 MW

Rated line voltage

690 V

Rated stator current

1867.76 A

Rated rotor speed

2.356 rad/s

Number of pole pairs

30

Rated mechanical torque

852.77 kN.m

Rated rotor flux linkage

4.696 Wb

Stator winding resistance

0.73051 mΩ

Stator winding inductance

2.60 mH

High frequency magnetic link
No. of primary winding

1

No. of secondary winding

6

Winding resistance

0.01 (p.u.)

Winding leakage inductance

3×10-4 (p.u).

Link operation frequency

10 kHz
CHB MLMC

Input cell voltage

4.0 kV

Switching frequency

1000 Hz

Filter reactive power capacity

10% of nominal power

Inductance and resistance

4.53 mH and 0.142 Ω
Main grid

Line voltage

11 kV

Line frequency

50 Hz

Grid inductance and resistance

2.25 mH and 0.07 Ω

Short circuit ratio

7

The dc-link voltage is maintained constant by controlling the switch pulses. The dc output is fed
to the high-frequency inverter to generate high- frequency square waves to feed the high-frequency
magnetic link. The link will generate six isolated and balanced dc supplies after rectification for the
5-level CHB MLMC. The output voltage is then fed to the grid. Normally, the grid connected
converter operates under linear modulation region. In this region, the performance of the overall
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system in normal mode of operation is shown in Fig. 5.11, which reveals that the system delivers
rated active power, zero reactive power with constant dc-link voltage. It can be seen from Fig.
5.11(a) that the active and reactive current components are completely decoupled.

Fig. 5.11. Simulated performance of the system: (a) dq current components, (b) rated output power, (c) line voltage, (d) dclink voltage, and (e) converter side line voltage.

Fig. 5.12. Carrier signal modification to go from linear modulation to OVM mode (frequency is deliberately reduced to have
better view).

To observe the performance of the converter in OVM region, at time 0.33 s, a certain extra load
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is added to the system and is kept connected until 0.37 s. If the load is sufficient enough to break
the voltage supporting capacity of the modulator in linear modulation region, the modulator goes
into the OVM region to support the grid voltage. Fig. 5.12 shows how carrier signals are modified
in the OVM condition to decrease the converter loss and THD. Fig. 5.13(b) shows the OVM region,
where PCC voltage gets distorted in the OVM region, as shown in Fig. 5.13(c). Higher distortion is
obtained in the OVM region than the linear region as expected. Fig. 5.13(d) exhibits the line currents
both in linear modulation and OVM modes, where THD is measured as 4.0%. Fig. 5.13(e)
demonstrates that dc-link voltage does not change in the OVM operation.

Fig. 5.13. Simulated performance of the system after load inclusion for sinusoidal PWM: (a) dq current components, (b)
output reference signals from the controller, (c) line voltage (after filter), (d) line current (after filter), and (d) dc-link voltage.

Thorough comparisons are made among the converter output line voltages with different
modulation techniques in both linear and OVM region as shown in Fig. 5.14. It is to be noted that
although the line voltage THD gets higher in linear modulation than that in the OVM region, the
lower order harmonics get higher in the OVM scenario, which puts extra burden on the passive
filtering circuitry (weighted THD measurement can reflect this concept where lower order
harmonics are highly weighted). Therefore, the controller should be back to the linear modulation
mode as soon as possible for the desired output.
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Fig. 5.14. Converter output voltage profiles with momentary OVM region for different modulation schemes: (a) SPWM, (b)
THSDBCPWM, (c) SSDBCPWM, and (d) THPWM.

Table 5.3 Comparisons of Regular and Proposed PDPWM in Grid Connected System (OVM mode exists for 0.04 s)
Category

Type

SDBCPWM

THPWM

THSDBCPWM

Conduction

Core

Total

loss

loss

loss

loss

(kW)

(kW)

(kW)

(kW)

m = 1.8

15.14

2.67

32.19

k = 0.4

12.01

2.50

28.89

m = 1.8

23.01

2.64

40.03

k = 0.4

19.29

1.71

m = 1.2

14.90

2.67

k = 0.4

13.13

2.60

30.11

m = 1.2

14.90

2.66

31.94

k = 0.4

13.08

2.55

30.01

PWM
SPWM

Switching

14.38

35.38
31.95

For the loss calculation in the grid connected mode, the linear modulation and OVM scenario are
considered separately, where OVM exists for 0.04 s. The numeric core-loss calculation of the HFML
is done based on Modified Steinmetz Equation [79] and is found as 14.38 kW. The loss scenario is
shown in Table 5.3 for the grid connected wind energy conversion system with the proposed OVM
technique. This time, the switching losses are greater than the conduction loss as the converter
operates for longer time in the linear modulation region than in OVM region.
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Fig. 5.15. A photograph of the experimental setup.

5.7 Experimental Results and Discussions
Experiments are conducted on the MLMC in the islanded operation only for the validation of the
performance of the converter in the OVM region. A laboratory prototype of 2.5 kVA, 600 V rated
5-level 3-phase magnetic linked converter is developed with an LC filter. In this chapter, a 2.5 kVA
high-frequency toroidal magnetic core is developed with Metglas amorphous alloy ribbon 2605SA1
(the ribbon thickness of 20 μm and wide of 2.5 cm). Approximately, 0.96 kg ribbon is used. The
core contains about 1000 layers with a volume of 133.52 cm 3. The core dimensions are 2.5 cm in
height, and 6.5 cm and 10.5 cm in inner and outer diameters respectively. Fig. 5.15 shows a
photograph of experimental setup. The primary winding of the HFML is connected to a highfrequency full-bridge inverter fabricated with Semikron IGBT module SK30GH123. The gate
pulses are generated with TMS320F28335 Delfino Microcontroller through driver SKHI 20opA to
drive the CHB inverter for THPWM with the proposed OVM technique, as shown in Fig. 5.16. In
comparison with the other modulation schemes, the THPWM scheme shows better performance in
the proposed OVM technique and THPWM simplifies the hardware implementation. Therefore, this
modulation method is applied for the experimentation. The square wave input and output voltage of
the magnetic link with rectified voltage from fast recovery diode DSEE15-12CC based rectifier and
associated magnetizing current are exhibited in Fig. 5.17.

Fig. 5.16. (a) High-frequency gate pulses to drive high frequency inverter and (b) gate pulse generation from DSP F28335
for single phase voltage generation of five-level CHB magnetic linked converter (proposed OVM with third harmonic
injected signal).
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Fig. 5.17. (a) High-frequency magnetic link primary and secondary voltage with rectified output voltage and (b) primary
and secondary voltage with corresponding magnetizing current.

Fig. 5.18. (a) B-H loop of the core with high-frequency excitation with 1.2 μs dead-band and (b) core loss at 10 kHz square
wave excitation.

Fig. 5.19. Converter overall performance under existing (left column) and proposed (right column) OVM technique with
third harmonic injected signal.

The core loss scenario of the prototype core with the B-H curve is shown in Fig. 5.18 under 10
kHz square wave excitation generated with the high frequency inverter having 1.2 µs dead-band.
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The information found from the B-H curve of the core is crucial as it helps to understand the safe
voltage or current handling capacity of the core, which prevents the magnetic core from saturation.
The saturation mode is normally neglected as it draws huge current and excessively heats up the
core. The dead-band effect on the core loss is demonstrated in the Fig. 5.18(b). With the carrier
frequency of 3.15 kHz, the converter output line-voltages and corresponding current waveforms
after filtering for the THPWM in the traditional and proposed OVM mode are shown in Fig. 5.19.
It is found that the resultant THD value is slightly higher than that of the simulated value and the
proposed technique shows better performance than existing OVM methods.

5.8 Summary
To improve the system performance, a modified OVM technique is presented in this chapter with
grid connected and islanded operation. With the proposed modified carrier signal based BCPWM
techniques, the overall loss and THD are decreased for both the islanded and grid connected modes
compared with the traditional OVM techniques. Moreover, the voltage gain can be increased and
remains approximately constant in the proposed method, which is unlikely in the traditional OVM
methods. In this chapter, an HFML-based fully rated CHB MLMC is developed for wind energy
system and the behavior of the system under rated and overrated load conditions are investigated.
The use of the HFML for the generation of isolated and balanced dc sources of the MLMC inherently
overcomes the voltage imbalance problem of CHB MLMC and hence effectively simplifies the
system control complexities. The core loss of the HFML is also measured to identify the overall loss
of the system. The effectiveness of the proposed technology is confirmed by the simulation and
experimental results.
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Chapter 6
Modelling and Design of a Multiport Magnetic Bus-Based
Novel Wind-Wave Hybrid Ocean Energy Technology

Abstract
This chapter proposes a multiport magnetic bus (MMB)-based novel wind-wave hybrid ocean
energy technology (HOET). The ocean waves are mixed frequency waves and generate unique
frequency spectra. The wave energy converters (WECs) connected to the linear permanent magnet
generators generate voltages with varying amplitudes and frequencies due to the variation of the
wind speed and direction. The proposed MMB of the proposed compact wind-wave HOET can
provide galvanic isolation and allow a high-frequency operation of the MMB. A decoupled voltage
and current control architecture is proposed to regulate the voltage and current waveforms in the
high-frequency inverter modules of the MMB that can integrate multiple WECs. An Archimedes
wave swing-based conversion method is utilized for the modeling and the design of the proposed
WEC. A damping controller is designed to extract the maximum power from the irregular waves.
For the wind-energy generation system, a doubly-fed induction generator-based technology is
considered. The simulation and the laboratory-scale experimental results validate the potential and
the applicability of the proposed wind-wave HOET as an effective means to harness ocean energy.

6.1 Introduction
The ocean is a vast source of renewable energy, which has the potential to produce 10 TW
of energy to meet the energy demand of the world [1]. However, harnessing ocean energy from
a single type of source that is available in the ocean can lead to a high cost of installation and
low conversion efficiency [2]. Therefore, reliability can be an issue for the power grids, if
operated using only a single type of source, which needs to be resolved through research and
innovation. From the ocean environment, offshore co-located wind and wave energy can have
the potential to be exploited as renewable energy. Wind energy technologies are well
established and expanding rapidly worldwide. Comparatively, wave energy technologies are
emerging and at the early deployment stage.

A single type of source-based structure is mostly adopted for wave energy generation. A
monopole structure-based wind-wave energy system combining wind and wave energy
converter (WEC) has been proposed in [3] to prove the feasibility of the system based on the
hydrodynamic response of the system. The co-located feasibility index in [4] and [5] has
demonstrated that greater benefits can be obtained from the co-located wind-wave energy
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system than those obtained from the un-correlated resources. A life-cycle-based cost analysis
in [6] has shown that a greater cost-benefit can be achieved if a co-located wind-wave energy
system is adopted. Moreover, the co-located wind-wave energy system has a great economic
prospect in terms of reducing the cost of manufacturing, implementation, operation, and
maintenance. Another advantageous feature of the wind-wave energy system has been pointed
out in [7] in terms of the shadow effect, which can produce significant savings in the operation
and maintenance cost by reducing the height of the wave at the inner part of a wind-wave farm.

A numerical investigation has been carried out in the frequency domain for the modeling of
the wind-wave energy system taking into account the strong interactions between the wind and
wave-induced forces in [8]. The authors in [8] have showed that within a fixed frequency range
of the waves, the interaction between the wind and the wave produces positive effects on the
overall energy generation. A dynamic response analysis has been performed for a multi-body
platform in [9], where the platform has combined floating wind turbines, WECs, and tidal
turbines to enhance the power take-off and reduces the platform motion. The results
demonstrated that in favourable environmental condition, the ocean energy generation from the
platform increased by 22–45%. Moreover, the system offered less sensitivity to an emergency
shutdown of the wind turbine under any abnormal transient condition. A feasibility study in
[10] has demonstrated improved reliability and cost-benefit in meeting the energy demand for
a remote island based on the combined wind-wave energy technology. In [10], seven years of
climate data at an island have been taken to predict a 100-year scenario of the availability of
the wind and wave energy sources based on a combined stochastic and deterministic approach.

A mathematical model based on a linearized theory and hydrodynamic quantities for a windwave energy system has been developed in [11] to extract the maximum power from regular
and irregular waves. However, means of transmitting power to the grid and relevant control
strategies have not been reported. In [12], a wave energy integration technique has been
proposed, where a common dc-link was utilized to integrate wave energy systems to other
renewable systems and feed power to distribution grid. A supercapacitor has been utilized to
smooth out the power generated from the combined system. The stability of the system has
been investigated under different operating conditions. However, the renewable sources are not
magnetically isolated, and the modelling and design methodology of the WEC have not been
discussed. In [13], an investigation has been performed on an integrated platform, where a wave
energy system has been combined and integrated to other renewable systems with a common
dc-bus. However, the controller design process for the energy systems, and the frequency and
amplitude varying nature of the linear permanent magnet generator (LPMG) voltages generated
from the wave has not been considered. A coupled modelling method has been developed for
the grid-connected wave energy system in [14] and the generated power from the wave has
been smoothed out by employing a supercapacitor at the common dc-link. However, the system
adopted the traditional back-to-back converter to connect the wave energy system to the
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distribution grid and the proposed system was not experimentally validated. Moreover, the
efficiency of harnessing the wave energy was not high as the energy was harvested from a
single type of source. In [15], a multiport magnetic bus (MMB)-based wind-wave hybrid
system has been proposed to harness ocean energy synergistically, and a relevant modeling
method has been developed for the WEC integrated MMB. However, only single wave profile
has been considered and the characteristics of the wind-wave combined power profile have not
been shown.

This chapter proposes an MMB-based novel wind-wave hybrid ocean energy technology
(HOET). The proposed HOET integrates an LPMG-based wave energy system with an offshore
wind energy system. The combination of well-established wind energy technologies with the
less matured wave energy technology can be considered as a viable alternative to the existing
systems. The proposed HOET uses a multipurpose single platform, where both the offshore
wind and wave energy can be exploited. An innovative MMB is utilized for the hybridization
of the offshore wind and wave energy systems. Multiple MMB-based wave energy generation
units can be connected to the common dc-link of the doubly-fed induction generator (DFIG)based wind energy system based on the desired power capacity. The proposed wind-wave
HOET can have several potential benefits, such as galvanic isolation between the two offshore
renewable energy sources, easy installation and maintenance, greater smoothing capability of
the power output due to the common grid architecture, high-density energy generation per array
unit, the possibility of maritime spatial and infrastructure planning, and better synergy in energy
generation and system operation.

Fig. 6.1. Basic schematic of a wind-wave HOET-based farm.

6.2 Topology Description of the Proposed Wind-Wave HOET and its
Control Objectives
6.2.1 Topology description
A schematic diagram of the proposed wind-wave HOET-based farm is shown in Fig. 6.1,
which is connected to an offshore substation via a medium-voltage ac (MVAC) link and an
onshore substation via a high-voltage dc (HVDC) link. For wave energy generation, different
kinds of technologies have been proposed [16]–[18]. Among them, the Archimedes wave swing
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(AWS)-based wave energy system has been adopted in this chapter. The AWS-based device is
a completely submerged technology, which is less vulnerable to the storm and facilitates the
direct drive power take-off technology [16]. The AWS contains a hollow cylinder and a floater,
which can move in a linear direction. Therefore, an LPMG is utilized to generate the electrical
energy from the wave energy. The generated electrical energy contains varying amplitudes and
frequencies depending on the mixed frequency force profile of the wave. A three-phase rectifier
is deployed to rectify the generated voltages by the LPMG, as shown in Fig. 6.2. Fig. 6.2 shows
that multiple LPMGs as well as WECs can be connected to multiple rectifiers.

Fig. 6.2. Detailed schematic of the proposed wind-wave HOET.

The next stage is the MMB-based dc-dc stage, where multiple high-frequency inverter
modules (HIMs) are connected to the MMB. The number of the HIMs will depend on the
number of the WEC modules and the power requirements. The HIMs are operated at highfrequency to reduce the overall size and weight of the MMB and the HOET. The output of the
MMB-based dc-dc stage is connected to a common dc-link. The proposed HOET can adopt
several MMB-based wave energy generation units based on the power handling capacity of the
MMB and the power requirement. The DFIG based wind energy system is a mature technology
and therefore, will not be discussed in detail in this chapter.

6.2.2 Control objectives
The control objectives of the proposed wind-wave HOET are threefold. The first objective
is to implement a controller, which can extract the maximum power from the waves. This can
also be called a damping controller, which makes the LPMG resonate with the oscillation of
the oceanic waves. The three-phase rectifiers will be operated with the control signals generated
from the maximum power generation controller. Therefore, the maximum power extraction
controller is implemented in the rectifier stage.

The second objective is to regulate the multiple dc-link voltages, which will be fed to the
MMB. To achieve this, multiple voltage regulators are designed to control the dc-link voltages.
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This controller will be implemented in the MMB-based dc-dc stage.

It is to be noted that as multiple HIMs share a common MMB using multiple windings, the
leakage parameters of the multiple windings may not be always the same. This can cause
unequal current flow in the multiple windings. This in turn will generate unequal thermal stress
and different loss profiles in the solid-state switches of the HIMs. Therefore, the third objective
is to balance the current flow among the multiple HIMs as well as the multiple windings of the
MMB. To achieve this, a current controller is designed to balance the current flow in the
multiple windings, where the dc-link voltage regulator and the current controller will work in
a cascaded fashion.

A decoupled control architecture is proposed in this chapter for the strict voltage and current
control in the multiple HIMs of the MMB connected to the multiple LPMG-based WECs via
three-phase rectifiers. The multiple dc-link voltage regulators and current controllers are
implemented in the MMB-based dc-dc stage. The common dc-link voltage of the HOET is
strictly regulated by the grid-side converter (GSC) of the DFIG.

6.3 Modeling of the AWS-Based Wave Energy Generation System
The AWS-based WEC contains an LPMG and an AWS device. As the translator of the
LPMG moves back and forth in a linear direction, the linear velocity, v of the translator can be
v > 0 and v < 0. If the distance traveled by the translator is denoted by x, then the time derivative
of x will give the velocity information of the translator. It is to be noted that the frequency of
the WEC will also be time-varying in comparison with the fixed angular frequency commonly
considered for the rotating machines. If the pole width of the LPMG is denoted by λ, then the
linear frequency, ωs of the WEC can be given by ωs = 2πv/λ. Moreover, the angle, θs utilized
for the conversion of the abc frame to dq reference frame can be given by θs = (2π/ λ)x – π/2,
i.e., the angle will not be fixed, rather it will also be time-varying as x of the translator will
always change with the oscillations of the waves. For v > 0 and v < 0, a separate set of equations
can be derived, if the parameters are converted from the abc frame to the dq reference frame
[16]. The two sets of equations can be combined and written as:

vsd = − Rs id + s Ls iq − Ls
vsq = − Rs iq − s Ls id − Ls

s did
s dt

s diq
+ sm
s dt

(6.1)

(6.2)

where the parameters with the subscripts ‘d’ and ‘q’ denote the corresponding d-axis and qaxis components, respectively. vs is the terminal voltage; Rs and Ls are the synchronous
resistance and inductance, respectively; i corresponds to the current; ϕm is the flux linkage of
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the LPMG.

Fig. 6.3. Three-phase rectifier-based WEC modules.

The active power, Pg of the LPMG can be given by Pg = (3/2)ωsiqϕm [16]. Therefore, for the
LPMG, Pg depends on the q-axis current component, iq. The d-axis current component, id
corresponds to the LPMG power loss and the controller should be controlled to minimize this
loss to zero. The equivalent model of the wave energy generators connected to the three-phase
rectifiers are shown in Fig. 6.3. In the WEC module-1, the current filter components are denoted
by Rf and Lf. The three-phase line currents are given by ia, ib, and ic; the three-phase input
voltages are defined by va, vb, and vc; the output dc-link voltage and current are expressed by
vf1 and if1, respectively; Cf is the smoothing capacitor. It is to be noted that the WEC modules
are similar in their construction. Therefore, in a similar way, dc-link voltages vf2, vf3, …, vfn,
will be generated from the WEC modules 2, 3, …, n, respectively. The output dc-link voltages
of the WEC modules will be fed to the MMB-based dc-dc stage.

6.4 Modeling and Design of the MMB-Based dc-dc Stage for the Proposed
HOET
In the proposed wind-wave HOET, an MMB is utilized instead of the traditional back-toback converter with the wave energy conversion system. This provides galvanic isolation
between the WEC and the DFIG-based wind energy technology. Moreover, the high-frequency
operation of the MMB facilitates high-density power transfer. The detailed circuit diagram of
the MMB-based dc-dc stage is shown in Fig. 6.4. The entering dc currents are in the HIMs at
the WEC side are denoted by im1, im2, …, imn; the high-frequency ac currents in the windings of
the MMB are denoted by ih1, ih2, …, ihn; and the high-frequency ac voltages are expressed by
vm1, vm2, …, vmn. The leakage inductances, resistances, and the winding turn numbers of the
MMB windings are represented by L1, L2, …, Ln; R1, R2, …, Rn; and N1, N2, …, Nn; respectively.
In the HIM-o, the leakage inductance, resistance, turn number of the MMB winding, and
smoothing capacitor are denoted by Lo, Ro, No, and Co, respectively. The common dc-link
voltage, vfo, will be strictly regulated by the GSC of the wind energy system. The power flow
directions via the MMB are also shown in Fig. 6.4, where Pf1, Pf2, …, Pfn, correspond to the
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power flow from the HIMs-1, 2, …, n, respectively, to the output HIM-o.

Fig. 6.4. Detailed circuit diagram of the MMB-based dc-dc stage.

All the HIMs of the MMB-based dc-dc stage at the WEC side are modulated with similar
duty signals and with the same switching frequency, and if the voltage controller can maintain
vf1 = vf2 = … = vfn, then the power will not interchange among the HIM-1, 2, …, and n. In this
case, the maximum power generated from the wave by the damping controller will be
transferred to the HIM-o. The average output power, Po, supplied by each of the MMB-based
wave energy generation units will be, Po = Pf1 + Pf2 + … + Pfn. The equivalent Thevenin leakage
inductance between any two windings of the MMB can be derived as [15]

 L N 2  n ,o N 2
y
Lxy =  x 2o +  
 y x L N 2
 Nx
y
o







−1

  L N 2  n ,o N 2
z
  y 2o  
2
  N y  z x , y Lz N o


 
 + 1
 

(6.3)

where x = 1,…, n, o, y = 1,…, n, o, and x ≠ y. The subscript numbers of the parameters relate
to the corresponding MMB windings. The total current of each HIM can be expressed as
n ,o
 N  v fy d xy (1 − d xy )
imx =  imxy and imxy , y  x =  y 
2 f sw Lxy
y =1
 Nx 
y x

(6.4)

where dxy defines the duty signal for single phase-shift modulation [19] between x and y HIMs.
The switching frequency is denoted by fsw. The power flow expression can be easily derived
from the current expression of (6.4). The small signal-based linearized model of (6.4) can be
expressed as:
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imxy , y  x = imyx , x  y = g xy , yx v fy , x + hxy , yx d xy , yx

(6.5)

 N y, x
g xy , y  x = g yx , x  y = 
N
 x, y

 Dxy , yx (1 − Dxy , yx )

2 f sw Lxy , yx


(6.6)

 N y, x
hxy , y  x = hyx , x  y = 
N
 x, y

 V fy , fx (1 − 2 Dxy , yx )

2 f sw Lxy , yx


(6.7)

where the capital letter corresponds to the steady-state components and the ‘Δ’ symbol
corresponds to the small perturbed signals. The total current of each HIMs of the MMB at the
WEC side can be expressed as

imx =  ( g xy v fy + hxy d xy )
n,o

(6.8)

y =1
y x

In the usual application of the MMB-based dc-dc stage, the HIMs at the WEC side are
controlled in such a way that they do not interchange power among them, i.e., Δdxy = Δdyx = 0
for x, y ≠ o, and the total power transferred to the output HIM is equally shared by them, i.e.,
Δd1o = Δd2o = …… = Δdxo for x ≠ o. The dc-link voltages at the output of the WECs can be
written as

v fi =

1
( i fi − imi ) ( i = 1, 2,..., n )
sC fi

(6.9)

and the output voltage, Δvo of the HIM-o of the MMB-based dc-dc stage can be expressed as
n


RL
vo = 
 io and imo =  ( g xo v fx + hxo d xo )
x =1
 1 + sCo RL 
xo

(6.10)

It is to be noted that the power rating of the HIMs of the MMB-based dc-dc stage will be similar
to that of the three-phase rectifiers utilized for the wave energy conversion. The current
dynamics at Cf can be expressed as

i fi = C f

dv fi
dt

+ imi ( i = 1, 2,..., n )

(6.11)

If the power is balanced, for the three-phase two-level WEC, (6.11) can be expressed as

dv fi
3
idi d di + iqi d qi ) = C f
+ imi ( i = 1, 2,..., n )
(
2
dt
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(6.12)

Carrying out the small-signal analysis again on (6.12), taking the small perturbed signals, and
avoiding the steady-state signals, (6.12) can be written as

d v fi
3
 Ddi idi + I di d di + Dqi iqi + I qi d qi  = C f
+ imi ( i = 1, 2,..., n )
2
dt

(6.13)

Based on the above analysis, the equivalent model of the WEC integrated MMB-based dc-dc
stage can be developed, as shown in Fig. 6.5.

Fig. 6.5. Equivalent model of the WEC integrated MMB-based dc-dc stage.

Fig. 6.6. Damping controller for the maximum power extraction from the wave.

94

6.5 Control Architecture for the MMB-based HOET
6.5.1 Controller for the maximum power extraction from wave
The controller for the maximum power extraction is implemented in the WEC stage. The
logic of extracting the maximum power from the wave with the AWS-based LPMG has been
described in [20]. The duty cycles of the three-phase rectifier are generated to effectively
control the damping of the LPMG for maximum power generation. The designed control
architecture for maximum power extraction from the wave is shown in Fig. 6.6. The d-axis
reference current, id* = 0 corresponds to the loss of the LPMG. The q-axis reference current,
iq* can be expressed as [20]

iq * =

 
dv

− ks x 
 v  + M t
3m 
dt


(6.14)

where βω is the damping coefficient of water; Mt is the total mass; ks is the spring constant. The
feedback and the feedforward terms are selected based on (6.1) and (6.2). It is to be noted that
the iq* contains time-varying velocity v. Therefore, iq* will be time-varying unlike the situation
for the converters fed with pure sine waves.

Fig. 6.7. Proposed voltage and current controller for MMB-based dc-dc stage.

6.5.2 Proposed Controller for the MMB-based dc-dc Stage
For the design of the control architecture for the MMB-based dc-dc stage, a dual-loop voltage
and current controller is proposed. The control objectives are to regulate the vf1, vf2, …, vfn, to a
fixed reference value. Another objective is to control and balance the currents im1, im2, …, imn,
in each HIM. In this way, each HIM at the WEC side will carry an equal amount of power to
the HIM-o, which will ensure equal thermal stress and duty cycle of the solid-state switching
devices. As mentioned previously, the common dc-link voltage, vo will be strictly controlled by
the voltage controller of the GSC. The proposed control architecture is shown in Fig. 6.7, which
shows that the voltage regulator will generate the current references for im1, im2, …, imn. The
current references from the voltage controller are utilized to generate a common current-
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reference for the current controller. This common current-reference is compared with the
measured currents and controlled accordingly to ensure equal currents in the HIMs. The current
controllers will generate the required duty signals, d1o, d2o, …, dno, which enable the single
phase-shift modulated switching profiles to operate the multiple HIMs of the MMB-based dcdc stage. The block diagram representation of the proposed control architecture for the HIM-1
is shown in Fig. 6.8.

Fig. 6.8. Block diagram representation of the proposed closed-loop voltage and current controllers.

The plant model of the inner loop current controller can be derived from (6.5)–(6.7). As the
operating frequency of the MMB-based dc-dc stage is much higher than the system frequency,
the control delay blocks can be omitted. The open-loop gain, Goi of the current controller, and
the open-loop gain, Gov of the voltage controller can be derived easily from Fig. 6.8 as expressed
in (6.15) and (6.16), respectively.

I

Goi =  Pmi + mi
s


  N oVo (1 − 2 D1o ) 

  2N f L

1 sw 1o


I 
I

Gov =  Pmi + mi  Pmv + mv
s 
s


  N oVo (1 − 2 D1o ) 
  2N f L C s 
 

1 sw 1o f

(6.15)

(6.16)

where Pmi and Imi denote the proportional and integral gains of the current controller,
respectively, and Pmv and Imv denote the proportional and integral gains of the voltage controller,
respectively. The controller parameters can be designed based on the symmetrical optimization
technique [21], where the frequency characteristics of the control loop become symmetric
around the crossover frequency. To avoid the coupling effect between the current controller
and the voltage controller, the bandwidth of the inner loop current controller is designed to be
much higher than that of the outer loop voltage controller.

6. 6 Simulation Results
A simulation of the proposed MMB-based wind-wave HOET is carried out based on the
simulation parameters listed in Table 6.1. A DFIG-based 1.5 MW wind energy system is
considered with 15 m/s nominal wind speed and connected to the utility grid with a three-phase
2 MVA, 575 V/25 kV coupling transformer. A vector-oriented control architecture [22] is
implemented for the rotor side converter (RSC) and the GSC of the wind energy system, where
GSC controls the common dc-link voltage to a nominal 1.2 kV. To test the performance of the
proposed HOET, two types of wave profiles are selected. The first wave has a peak force of 0.5
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MN with a 2.5 s period and the second wave has a peak force of 0.6 MW with a 1.5 s period.
The displacement and the translator motion equation can be derived by solving Newton’s
second-order differential equation of motion [20]. The wave profiles are selected to generate
desired power from the wave by the WECs in an MMB-based wave energy generation unit.
The discussion is limited to only wave energy generation unit-1. As the power and voltage
ratings of the other two units are similar, they will show similar characteristics to the one shown
by unit-1.

Table 6.1 Simulation Parameters
Parameter

Values

Nominal power from wind

1.5 MW

Nominal power from wave

300 kW

Number of MMB-based wave energy units

03 (100 kW each)

Number of LPMGs and WECs in each unit

04 (25 kW each)

Total number of MMBs

03

Number of HIMs sharing each of the MMBs

05

Common dc-link voltage

1.2 kV

WEC output dc-link voltage

500 V

WEC output dc-link capacitor

76 mF

Common dc-link capacitor

10 mF

LPMG synchronous resistance and inductance, Ls, Rs

20 mH, 0.02 Ω

Filtering resistance and inductance, Lf, Rf

16 mH, 0.1 mΩ

MMB winding leakage inductances, L1 =…= L4, Lo

0.091 mH, 0.012 mH

MMB winding leakage resistances, R1 =… = R4, Ro

0.02 Ω, 0.01 Ω

MMB winding turns, N1 =… = N4, No

75, 51

Switching frequency, fsw

10 kHz

Nominal duty signals for the HIMs, D1o =…= D4o

0.26

Current control parameters in the MMB stage

Pmi = 4e-4, Imi = 9.6e-3

Voltage control parameters in the MMB stage

Pmv =1.5e-3, Imv = 0.15

Simulation sampling time

5 μs

Controller sampling time

50 μs

Total mass of the LPMG, Mt

0.6 × 106 kg

Damping coefficient of water, βω

1.42 × 106 Ns/m

Flux linkage in the LPMG, ϕm

23 Wb

Spring constant of LPMG, ks

0.56 × 106 N/m

Pole pitch in the LPMG, λ

0.1 m

Damping control parameters of the WEC (d-axis)

Pd = 1.37, Id = 0.4

Damping control parameters of the WEC (q-axis)

Pq = 1.1, Iq = 0.62

Fig. 6.9 shows the simulation results with the first wave profile, where the force of the wave
and corresponding LPMG translator motion and displacement are shown in Figs. 6.9(a) and
(b), respectively. Figs. 6.9(c) and (d) show the amplitude and time-varying three-phase LPMG
voltages and three-phase WEC currents, respectively. The damping controller will generate the
reference control signals or modulating signals (which will also be time-varying amplitude and
frequency) for the WECs to generate maximum power from the wave. Fig. 6.9(e) shows the
output dc-link voltages of the WECs. Each MMB-based wave energy generation unit employs
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one 100 kW MMB, four 25 kW LPMGs, and four 25 kW WECs, therefore, four 500 V dc-link
voltages will be generated.

Fig. 6.9. Wave period 2.5 s: (a) wave force, (b) LPMG translator motion and displacement, (c) voltages generated from
the LPMG, (d) WEC currents, (e) WEC output dc-link voltages, (f) high-frequency ac voltage of in the HIM-1, (g)
common dc-link voltage, and (h) system power profiles.

The voltage controller controls the WEC output dc-link voltages. Once, all the dc-link
voltages are controlled to the nominal voltage, the voltage controller will generate the same
reference signals for the current controller, which will ensure equal and balanced current in the
HIMs of the MMB-based dc-dc stage. The dc-link voltage ripples can be further suppressed by
using high-value capacitors or supercapacitors [12], [14]. The high frequency (10 kHz) ac
voltage from the HIM-1 at the MMB-based dc-dc stage is shown in Fig. 6.9(f). It carries the
ripple envelope of the WEC output dc-link voltage. The other HIMs will generate similar
voltage waveforms, therefore, they are not shown in this chapter. The common dc-link voltage
is strictly controlled by the GSC, as shown in Fig. 6.9(g). The powers generated from the wind,
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and from the wind-wave HOET are shown in Fig. 6.9(h). Note that the RSC and the WECs are
controlled to extract the maximum power from the wind and the wave, respectively, and fed
the obtained power to the utility grid. If the RSC is operated in a power control mode, then the
DFIG will generate power depending on the maximum power that can be extracted from the
wave.

Fig. 6.10. Wave period 1.5 s: (a) wave force, (b) LPMG translator motion and displacement, (c) voltages generated
from the LPMG, (d) WEC currents, (e) WEC output dc-link voltages, (f) high-frequency ac voltage of in the HIM-1,
(g) common dc-link voltage, and (h) system power profiles.

Fig. 6.10 illustrates the performance of the proposed HOET with the second wave profile.
Figs. 6.10(a) and (b) show the acting force of the wave on the LPMG translator, and
corresponding translator motion and displacement profiles. This time, the period of the wave is
decreased from 2.5 to 1.5 s with the peak force from 0.5 to 0.6 MN. Due to the change in the
period, the generated three-phase LPMG voltages and three-phase WEC currents will also
change, as demonstrated in the Figs. 6.10(c) and (d). As all the LPMGs are operated with the
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same wave profiles, all the WEC output dc-link voltages will be the same, as shown in Fig.
6.10(e). The ripple carrying high-frequency ac voltage in the HIM-1 is also shown in Fig.
6.10(f). The common dc-link voltage is shown in Fig. 6.10(g). It can be observed that the
common dc-link voltage and corresponding voltage control dynamics of the GSC are not
affected much by the variation of the wave profiles. However, Fig. 6.10(h) shows that the period
of the wave, as well as the ripple frequency of the WEC output dc-link voltages, will affect the
characteristics of the power profile when the WECs are connected to the wind energy
generation system. The power fluctuations can be observed in the power profile due to the
amplitude and time-varying LPMG voltages generated from the wave. The fluctuations can be
suppressed and the quality of power can be improved by applying super-capacitors [12], [14],
which is out of the scope of the chapter.

Fig. 6.11. Photograph of the downscale laboratory test platform.

6. 7 Experimental Evaluation
For the experimental validation of the proposed HOET, a 2.5 kW downscale laboratory test
platform of the MMB-based wave energy generation unit is established, as shown in Fig. 6.11.
The MMB contains three HIMs at the WEC side and one HIM at the output side. Three threephase rectifiers are connected to the three HIMs. A 45 kVA, 300 V MX 45 AMETEK
programmable power source from California Instruments is programmed to mimic the output
voltages generated in the LPMGs with a wave of 1.5 s period. Three-phase rectifiers are
fabricated with Semikron Si IGBT module SK30GH123. To drive the switches of the rectifiers,
a driver circuit is built using the gate-driver SKHI 20opA. The HIMs are made using
C2M0080120D SiC MOSFET from CREE and operated at 20 kHz. The gate driver circuit for
the SiC MOSFET is made of 2.5 A gate driver integrating optocouplers from Avago ACPLW346 and isolated dc-dc converters from Mornsun G1212S-2W. The MMB is developed in
the laboratory using the nanocrystalline magnetic material. The nanocrystalline ribbons with a
thickness of 23 μm and a width of 30 mm are used. The inner and outer diameters and the height
of the core of the MMB are 7.4 cm, 12 cm, and 3 cm, respectively. The leakage parameters of
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the windings of the MMB are measured to be approximately 73 μH at the WEC side and 32 μH
at the output side based on differential and cumulative coupled tests [23]. The leakage
resistances are very small and can be neglected. As the DFIG-based wind energy system is not
available in the laboratory at the present moment, and therefore a three-phase inverter module
made of Si IGBT module SKM50GB12T4 (50 A, 1200 V) is connected to the output of the
MMB-based dc-dc stage to feed the power generated from the wave to the grid. The inverter is
operated at 10 kHz. A three-phase filtering bank is utilized, which works as a filtering circuit
at the input of the WEC and the output of the grid-side inverter. The switching and control
scheme is implemented using the dSPACE MicroLabBox-based embedded platform. The
platform has an NXP QorIQ dual-core 64-bit 2 GHz P5020 processor and a Xilinx Kintex-7
XC7K325T FPGA. The FPGA is programmed with the real-time interface (RTI) FPGA
programming block sets.

Fig. 6.12. (a) Amplitude and frequency varying three-phase LPMG voltages generated from the programmable source
and (b) three-phase WEC currents.

Fig. 6.13. (a) WEC output dc-link voltages and (b) high-frequency ac voltages generated from the WEC side HIMs.

Fig. 6.12(a) shows the voltage waveforms generated from the programmable power source
mimicking the LPMG characteristics in generating voltages from the wave. Fig. 6.12(b)
demonstrates the three-phase WEC currents. The damping controller will generate reference
control signals based on the wave motion to extract maximum power. The WEC will supply
currents to the MMB-based dc-dc stage so that maximum power from the wave can be
transferred.

Fig. 6.13(a) shows the pulsating dc-link voltages generated at the output of the WEC and
controlled at 250 V nominal voltage. The high-frequency (20 kHz) ac voltages at the HIMs at
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the WEC side connected to the MMB are shown in Fig. 6.13(b). It can be observed that the
double line frequency ripples in the dc-link voltages will propagate in the HIMs as well.

Fig. 6.14. (a) High-frequency ac currents in the HIMs connected to the MMB and (b) common dc-link voltage with
grid currents (voltage and grid currents are shown in zoomed-in view).

The high-frequency ac currents of the HIMs are shown in Fig. 6.14(a). The WEC side HIMs
will carry equal currents, which will be ensured by the current controller implemented at the
MMB-based dc-dc stage. The combination of the currents at the WEC side HIMs will increase
the current in the HIM-o. Fig. 6.14(b) demonstrates that the common dc-link voltage controlled
at nominal 400 V dc. Fig. 6.14(b) also shows the zoomed-in view of the common dc-link
voltage at a specific period and the three-phase grid currents generated from the grid-side
inverter at that period, where the grid voltage is 230 V.

6.8 Summary
In this chapter, a novel wind-wave hybrid ocean energy technology is proposed, where the
wave energy system is integrated with the DFIG-based wind energy system through a multiport
magnetic bus-based dc-dc stage. Two renewable generation systems are isolated using the
magnetic bus, which forms a dc-dc conversion stage with multiple high-frequency inverter
modules. In this way, a co-located single platform can be established, where the emerging wave
energy technology can be integrated with the matured wind energy system to obtain an
economic benefit in both reduced installation cost and increased energy generation per unit.
The high-frequency inverter modules of the multiport magnetic bus are operated at high
frequency, which ensures the high-density power transfer and the compactness of the dc-dc
stage. A damping controller is designed and implemented in the WEC stage to extract
maximum power from the wave. Moreover, a voltage and a current controller are designed and
implemented in the dc-dc stage. The voltage controller controls the WEC output dc-link
voltages and the current controller ensures equal current in the high-frequency inverter
modules. The common dc-link voltage is controlled by the grid-side converter of the wind
energy system. Two types of wave profiles are created and the corresponding LPMG voltages
are generated by following the AWS-based modeling method. The simulation and experimental
results show the potential and the feasibility of the proposed wind-wave hybrid ocean energy
technology.
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Chapter 7
A Multiport Magnetic Linked Converter-Based Energy
Conversion Unit with Improved Voltage Balancing
Technique

Abstract
A multiport magnetic linked converter (MMLC)-based energy conversion unit (ECU) is designed
and developed, which has the inherent benefit of using a smaller number of high-frequency magnetic
links (HFMLs) than those of the traditional dual-port magnetic linked converter-based ECUs. In this
chapter, an improved current sensor-less dual-loop individual voltage balance controller (DIVBC)
is proposed for individual dc-link voltage balancing for the designed MMLC-based ECU with an
inter-stage controller decoupling technique. The proposed DIVBC shows improved dc-link voltage
tracking and dc-link disturbance rejection capabilities. Moreover, an improved current sensorless
dual-loop proportional-integral resonant output voltage controller (DPIROVC) is proposed for the
strict regulation of the output voltage, the suppression of the output voltage ripples, and the
achievement of low controller sensitivity to the output load disturbances. Hence, with the
combination of the proposed DIVBC with the DPIROVC, the controller architecture requires a low
dc-link capacitance without the need to utilize any dc-link current sensors to feedforward any
disturbances to the controller. With the proposed DIVBC and DPIROVC implemented in the
MMLC stage, the overall MMLC-based ECU becomes more compact. Furthermore, the proposed
controller architecture can achieve enough bandwidth and stability margin to ensure robustness and
stability margin under parameter mismatches and load disturbances. The superior performance of
the proposed control strategy is demonstrated through the simulation and validated using the
laboratory experiment.

7.1 Introduction
A magnetically isolated energy conversion unit (ECU) has drawn increased attention in the
fields of electric vehicles [174], electric aircraft [175], renewable integration [176], storage
integration and balancing [177], [178], power electronic traction transformers [179], and solidstate transformers [104], [180]. The dual-active bridge converter-based three-stage ECUs
[109], [181] are very popular and have gained major applications in the solid-state transformers,
where modular configurations are required for medium-voltage grid integration. These ECUs
facilitate the plug-n-play connectivity of the diverse renewable energy sources to the
distribution grid. However, strict voltage regulation is still a challenging issue due to the
utilization of multiple converter modules and several high-frequency magnetic links (HFMLs).
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Moreover, each stage of the ECU operates at a different frequency and requires specific design
objectives. For high power applications, the dual-active bridge converter-based ECU adopts a
multilevel active front-end rectifier (MAFER) in the ac-dc stage and several HFMLs in the dcac-ac-dc stage. The controller should be stable enough to balance the multiple dc-link voltages
under capacitance mismatches and the output voltage of the multiport magnetic linked
converter (MMLC) to facilitate plug-n-play connectivity. Another crucial issue related to the
connection of the ac-dc stage and the dc-ac-ac-dc stage in the ECU is the inherent generation
of the second-order voltage ripples at the dc-links, which flows from the MAFER and to the
output of the MMLC. To suppress these ripples, high-capacity electrolytic capacitors are
generally used, which increase the ECU footprint and reduce the high-density power transfer
capability of the ECU.

There are several articles on individual voltage and power balance control [4], [72], [73],
[81], [92], [114], [171] for the ECU to balance the individual dc-link voltages and maintain
equal power transfer. In a broad sense, there are two categories of voltage and power balance
controller implementation. The first category needs to implement the individual voltage balance
controller in the MAFER stage and subsequently a separate power balance controller in the dcac-ac-dc stage maintaining equal power transfer. In [4], a decoupled voltage and power balance
controller is proposed without any current sensor. The separately implemented voltage and
power balance controllers make the control architecture more complex and the bandwidth of
the controllers is not high enough. A power controller has been proposed in [72], [73], where
voltage and current are first sensed then multiplied for the power calculations. Those techniques
require high bandwidth current sensors. The second category implements the individual voltage
balance controller in the dc-ac-ac-dc stage. The voltage controller in this stage not only controls
the voltage but also ensures equal power transfer by regulating multiple dc-link voltages of the
MAFER. This strategy does not a require separate power balance controller unlike the
controllers in the first category. It has been shown that the implementation of the voltage
controller in the dc-ac-ac-dc stage rather than in the MAFER stage reduces the harmonic
content of the grid current. The control techniques proposed in [81] and [92] utilize high
bandwidth current sensors to implement the power balance controller, which in turn increases
the cost and complexity of controller implementation. In [171], a voltage controller has been
implemented in the dc-ac-ac-dc stage, which has a high bandwidth controller performance and
a high stability margin. The voltage controller affects the harmonic contents of the grid current,
which has been reported in [114].

To limit the number of the HFMLs, an MMLC is utilized in this chapter, which requires a
single HFML and simplifies the practical implementation. The MMLC has been considered for
the solid-state transformer [81], [92], renewable energy conversion [12], and the power
electronic traction transformer [175]. None of the chapters mentioned above addressed the dclink capacitance mismatch issues and the effective way of output ripple-voltage suppression.
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Several strategies have been proposed to suppress the output dc-link voltage ripples by
utilizing a low-pass filter [182], a band-pass filter [183], and a proportional-integral resonant
(PIR) [184] controller. The low-pass filter introduces a large delay in the outer voltage
controller of the MAFER and the band-pass filter-based technique cannot meet the grid-power
quality standard by suppressing the ripples. The PIR controller degrades the performance, when
the load-disturbance occurs due to the presence of dual poles on the imaginary axis in the sdomain. A disturbance feedforward-based ripple compensation scheme has been proposed in
[185] and [186], which requires dc-link current sensors. A dual-loop multi-resonant ripple
compensation technique has been proposed in [187] to suppress the ripples. However, the
existence of multiple controller pole locations makes the controller design process complicated.
Two band-pass filters have been utilized in two separate control loops in [188] to suppress the
second-order ripples. The filters increase the number of control loops, which affect the stability
region of the overall control systems. Moreover, the techniques proposed in [187] and [188]
utilize high-bandwidth current sensors. The low-pass and band-pass filters with the PIR
controllers have been applied for dc-link voltage control and corresponding output ripple
voltage suppression in [189]. The control loops are designed based on the linear curve-fitting
technique, which requires extensive mathematical formulations and the superiority of the
designed control system in mitigating the voltage ripples and the dc-link load disturbances over
the traditional PIR controllers have not been clarified. The dc-link voltage ripples can also be
mitigated by adopting several hardware-based solutions, like using virtual line passive
components [190] and active LC filters [191]. Those solutions require additional circuit
components, which increase the volume, weight, cost, and overall implementation complexity.

In this chapter, a current sensorless dual-loop PIR output voltage controller (DPIROVC) is
proposed for the voltage ripple suppression and robustness against load disturbances at the
output of the MMLC. The problem of utilizing a single PIR controller under load-disturbances
is solved by applying the proposed current sensorless DPIROVC. Furthermore, a current
sensorless dual-loop individual voltage balance controller (DIVBC) is proposed for the
efficient elimination of the effect of extreme dc-link capacitance mismatches and the strict
regulation of the multiple dc-link voltages. Both the DPIROVC and the DIVBC are
implemented at the dc-ac-ac-dc stage, and completely decoupled by adopting an efficient
decoupling scheme. With the adoption of the dual-loop strategy, the disturbance attenuation
capability of both the controllers is increased, which helps to suppress the effects of output load
disturbances and the second-order voltage ripples to a large extent.

7.2 Topology Description of the MMLC-based ECU
A schematic of the MMLC-based ECU is shown in Fig. 7.1(a). The first stage is the MAFER
stage, comprising n cascaded active H-bridge cells (AHBCs) and is connected directly to the
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grid. The grid voltage, grid current, filtering inductance, and resistance are defined by vg, ig, Lg,
and Rg, respectively. The MAFER stage outputs n constant dc-link voltages (with ripples), v1,
v2,…, vn with the smoothing capacitors, C1, C2,…, Cn, respectively. The output currents of the
MAFER stage are denoted as im1, im2,…, imn, and the currents entering the MMLC stage are
denoted as i1, i2,…, in.

Fig. 7.1. (a) Schematic of the ECU, (b) second order generalized integrator-based phase-locked loop, and (c) grid-side
cascaded voltage and current controller.

Fig. 7.1(a) shows that n+1 AHBCs share a common HFML, where n AHBCs are connected
at the grid-side and one AHBC is connected at the load-side. The leakage inductances,
resistances, and the winding turn numbers of the HFML at the grid side are represented as L1,
L2,…, Ln; R1, R2,…, Rn; and N1, N2,…, Nn; respectively. The HFML currents are denoted by ih1,
ih2,…, ihn, and iho. The load-side leakage inductance, resistance, and turn number of the HFML
winding are denoted by Lo, Ro, and No, respectively. The MMLC will generate regulated dc
output voltage, vo, with the filtering capacitor, Co. The output current, io will depend on the
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nature of the load. An ac current source, ie, is added as an equivalent for the inverter circuit for
the ripple component simulation [184]. ie will contain a double line-frequency current similar
to the one generated in the single-phase dc-ac inverter. The main control objectives will be to
balance the dc-link voltages, v1, v2,…, vn, and vo, and to maintain an equal power transfer in
each AHBC from the MAFER stage to the MMLC stage with the pollution-free grid current ig.
For the grid synchronization, a second-order generalized integrator-based phase-locked loop is
utilized, as shown in Fig. 7.1(b). The controller parameters will be discussed in section 7.4.

7.3 Control Oriented Modelling of the ECU
7.3.1 Modeling of the multilevel active front end rectifier
For the modeling and the controller design, the synchronously rotating dq frame-based
technique is utilized. The voltage and current dynamics of the MAFER in the dq frame can be
expressed as

Lg

Lg

digd
dt
digq
dt

n

= − Rg igd + vgd −  vi d di + Lg igq

(7.1)

i =1
n

= − Rg igq + vgq −  vi d qi − Lg igd

(7.2)

dvi
+ ii ( i = 1, 2,...., n )
dt

(7.3)

i =1

igd d di + igq d qi = Ci

where the subscripts ‘d’ and ‘q’ correspond to the d- and the q-axis components of the
corresponding parameters, respectively. The d- and q-axis components of the switching
functions are denoted as ddi and dqi, respectively. From the small-signal perturbation in a rated
steady-state condition, (7.1)–(7.3) can be written as

Lg

Lg

d igd
dt
d igq
dt

n

= − Rg igd + vgd −  (Vi d di + Ddi vi ) +  Lg igq

(7.4)

i =1
n

= − Rg igq + vgq −  (Vi d qi + Dqi vi ) −  Lg igd

(7.5)

i =1

I gd d di + Ddi igd + I gq d qi + Dqi igq = Ci

d vi
+ ii ( i = 1,.., n )
dt

(7.6)

where the capital variables correspond to the steady-states and ‘Δ’ variables correspond to the
small-signal states. If each of the AHBCs is operated with an equivalent balanced load, all the
dc-link voltages and corresponding switching functions will be similar. From (7.4), Δddi can be
expressed as
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d di =

( sL

g

+ Rg ) igd + nDdi vi
− nVi

(i = 1,.., n)

(7.7)

From (7.7), the relation between Δigd and Δddi can be found by assuming Δvi = 0. The q-axis
components are neglected, as they do not contribute to the dc-link voltage control. By putting
Δddi into (7.6), it can be derived as

vi =

nVi Ddi − ( sLg + Rg ) I gd
n (Vi Ci s + I gd Ddi )

igd −

Vi ii
(i = 1,.., n)
Vi Ci s + I gd Ddi

(7.8)

The relation between Δigd and Δvi can be found in (7.8), where Δii can be assumed as a
disturbance. Fig. 7.1(c) shows the system voltage and current control loops of the MAFER. The
phase-shifted pulse-width modulation (PSPWM) technique is applied for equal switching loss
distribution among the AHBCs, where L defines the number of levels of the MAFER.

Fig. 7.2. Modeling of the MLMC: (a) circuit configuration, (b) model referred to the output port (neglecting leakage
resistance), (c) simplified equivalent model with equivalent leakage parameters among the multiple ports (neglecting
magnetizing parameter), and (d) generalized Thevenin equivalent model.
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7.3.2 Modeling of the multiport magnetic linked converter
The AHBCs of the MMLC at the grid side are numbered as ‘1’, ‘2’,…, ‘n’. The output bridge
is denoted by ‘o’. The high-frequency excitation voltages of the MMLC are defined by vh1, vh2,
…, vhn at the grid side and by vho at the load-side, as shown in Fig. 7.2(a). If all the circuit
parameters are referring to the output port, the MMLC circuit of Fig. 7.2(a) can be represented
by an equivalent circuit shown in Fig. 7.2(b). The referred voltage, current, and leakage
parameters are also shown in Fig. 7.2(b), where Lm is the magnetizing parameter of the HFML.
The leakage resistances are neglected as they are very small and do not have a significant effect
on the control dynamics. To calculate the power transfer between any two ports of the MMLC,
the model of Fig. 7.2(b) is converted to an equivalent model, as shown in Fig. 7.2(c) to show
the equivalent leakage parameters among the ports of the MMLC. The procedure of converting
any ‘Y’-connected network to its equivalent ‘Δ’-connected network can be followed to convert
the circuit of Fig. 7.2(b) to the circuit of Fig. 7.2(c). Lm is not shown in Fig. 7.2(c), as the
magnetizing impedance can be very high at high frequency and will carry negligible current.
Fig. 7.2(d) shows the generalized Thevenin equivalent model [92]. To calculate the power
transfer, Pxy between the ports, x and y, the Thevenin equivalent leakage parameter, Lrx and
voltage parameter, vhy(Th) can be derived based on the similar procedure. Therefore, Lrx and vhy(Th)
can be derived as
−1

−1

 n ,o  N y  2 1 
Lrx =   
 , vhy (Th )

 y x  N o  Ly 

 n ,o  N  2 1   N 
  z 
  o  vhy
 z  x , y  N o  Lz   N y 
=
−1
2
 n ,o  N  2 1 
 No 
z


 Ly +   

 z  x , y  N o  Lz 
 Ny 

(7.9)

The HFML current, ihx and the corresponding cycle-by-cycle average dc-current, ix in any
port of the MMLC can be expressed, as shown in (7.10). The flow of ihxy can be observed in
Fig. 7.2(c). The high-frequency ac components vhx and ihx can be converted to their
corresponding dc components, vx and ix, respectively, by including the corresponding duty
signals of the AHBCs of the MMLC [73]. From this analogy, the average power transfer, Pxy
between the ports x and y can be derived as in (7.11), where dxy defines the duty-signal for
single phase-shift modulation [184]. The switching frequency is denoted by fsw. The total
power, Px processed by the port x is also given in (7.11).

n ,o

n ,o

y x

y x

ihx =  ihxy , ix =  ixy
Pxy =

N o vx v y (Th ) d xy (1 − d xy )
 N 

2 f sw N x  o  Lx + Lrx 
 N x 

2
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(7.10)

, Px =

n ,o

P

xy

y x

(7.11)

If the Thevenin voltage of the port y in (7.11) is replaced by its original voltage vy, then (7.11)
can be modified as

Pxy =

N o 2 vx v y d xy (1 − d xy )
2 f sw N x N y Lxy

(7.12)

where Lxy is the equivalent leakage parameters of the ports x and y, which can be derived from
(7.9) and (7.11) as

 N  2
  N
Lxy =  o  Lx + Lrx   o

 N x 
  N y

2
 n ,o  N  2 1  

 Ly    z 
 + 1

 z x , y  N o  Lz  

(7.13)

From (7.12), ixy shown in (7.10), can be derived as

ixy =

N o 2 v y d xy (1 − d xy )

(7.14)

2 f sw N x N y Lxy

The small signal-based linearized model of (7.14) can be expressed as:

ixy = g xy v y + hxy d xy

where

 N2
g xy =  o
N N
 x y

 N2
 Dxy (1 − Dxy )
, hxy =  o

N N
 x y
 2 f sw Lxy

 Vy (1 − 2 Dxy )

 2 f sw Lxy

(7.15)

(7.16)

Therefore, the total current of each AHBCs of the HFML can be expressed as

ix =  ( g xy v y + hxy d xy )
n,o

(7.17)

y x

In this chapter, the grid-side AHBCs are controlled in such a way that they do not interchange
power among them, i.e., Δdxy = 0 for x, y ≠ o, and the total power transferred to the output port
is equally shared by them, i.e., Δd1o = Δd2o = …… = Δdxo for x ≠ o. The MMLC dc-link voltages
at the grid-side can be written as

vi =

1
( imi − ii ) = Zi ( imi − ii )( i = 1,..., n )
sCi

and the output voltage of the MMLC can be expressed as
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(7.18)



Ro
vo = 
 io = Z o io
 1 + sCo Ro 

(7.19)

n

where

io =  ( g xo vx + hxo d xo )

(7.20)

x =1
xo

Based on (7.18)–(7.20), the control-oriented block diagram of the MMLC is developed and
shown in Fig. 7.3.

Fig. 7.3. The control-oriented block diagram of the dc-ac-ac-dc MMLC.

7.4 Design of the Proposed Controller Architecture of the MMLC-based
ECU
For the MMLC-based ECU, the controller architecture can be divided into three parts. In the
first part, a grid-side cascaded voltage and current controller is designed for the system and
implemented in the MAFER stage, as shown in Fig. 7.1(c). In the second part, the output
voltage of the MMLC is controlled with the proposed current sensorless DPIROVC to achieve
greater disturbance rejection and voltage ripple suppression capability, which is implemented
in the MMLC stage. In the third part, the proposed current sensorless DIVBC is designed for
balancing the individual dc-link voltages of the MAFER, which is also implemented in the
MMLC stage. Moreover, the controllers in the second and the third parts are designed to have
a complete decoupling to eliminate any unwanted control interactions.

7.4.1 Grid-Side cascaded voltage and current controller design
The main objective of this controller is to regulate the system voltage of the MAFER and the
grid current based on the load demand. In this chapter, a cascaded inner current control loop
and an outer voltage control loop is designed systematically with comprehensive mathematical
formulations. The control parameters can be designed accordingly to achieve a high-bandwidth
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and stability margin.
7.4.1.1 The phase-locked loop: To estimate the single-phase grid- power angle, θe, a secondorder generalized integrator-based phase-locked loop is designed, as shown in Fig. 7.1(b). This
loop can effectively sense the grid-power angle even under grid voltage distortions and
harmonics. For the minimum settling time of the loop, the gain G = 1.59 is selected with the PI
controller parameters, kp = 141.2 and ki = 6577 [192]. The nominal and the estimated
frequencies are defined as ωo and ωe, respectively.

7.4.1.2 The inner current control loop design: As the system is linearized at an equilibrium
point, a linear PI controller can be designed. From Fig. 7.1(c), the open-loop gain, Gi of the
current controller can be expressed as

I

Gi =  Pi + i
s



1
1

  1.5T s + 1   sL + R

s
g
 g





(7.21)

where Pi and Ii are the proportional and integral gains of the current controller. Ts is the
controller sampling frequency. To compensate for the processing and modulation delay, a delay
compensation term is added in (7.21). The perfect pole-zero cancellation will be possible, if

 P 

I i Rg
1
=
, then Gi =  i  



Pi Lg
 sLg   1.5Ts s + 1 

(7.22)

Now, the closed-loop transfer function of the inner current control loop can be represented by

Gi ( close )

Pi
1.5Lg Ts
1
=

Pi
1
3Ts s + 1
s2 +
s+
1.5Ts
1.5 Lg Ts

(7.23)

The second-order closed-loop system can be simplified as a first-order system as the seconddegree coefficient will be very small. For the critical damping, from (7.23),

2n =

Pi
1
2
, where ξ = 0.707 and n =
1.5Lg Ts
1.5Ts

where ξ and ωn are damping factor and resonant frequency, respectively.
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(7.24)

Fig. 7.4. (a) Step response and (b) bode diagram of Gi(close).

If Lg = 35 mH, Ts = 200 μs, and n = 3, then Pi = 58.35 and Ii = 16.67. With these controller
parameters, the BW of the closed-loop becomes 372 Hz with a phase margin of 65.5° at 241.9
Hz. Fig. 7.4(a) shows the step-response of the designed controller with 4.32% overshoot and
Fig. 7.4(b) shows the closed-loop frequency characteristics.

7.4.1.3 The outer voltage control loop design: For complete decoupling, the voltage controller
dynamics should be at least ten times slower than the current controller. If all the dc-link
voltages are similar, then (7.8) can be modified for total dc-link voltage as

vi (total ) =

nVi Ddi − ( sLg + Rg ) I gd
Vi Ci s + I gd Ddi

igd −

nVi ii
Vi Ci s + I gd Ddi

(7.25)

Using (7.25), the open-loop gain of the voltage controller can be expressed as
I   1   nVi Ddi − ( sLg + Rg ) I gd

Gv =  Pv + v  

s   3Ts s + 1  
Vi Ci s + I gd Ddi







(7.26)

where Pv and Iv are the proportional and integral gains of the voltage controller, respectively. If
it is assumed that

=

P
Lg I gd
Vi Ci
, =
, and v = 
Iv
I gd Ddi
Rg I gd − nVi Ddi

(7.27)

then the perfect pole-zero cancellation will be possible and (7.27) can be simplified as

Gv =

 (  s + 1)

s ( 3Ts s + 1)

, where  =

I v ( nVi Ddi − Rg I gd )
I gd Ddi

(7.28)

From (7.28), the closed-loop transfer function of the voltage controller can be derived as
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Gv ( close ) =


3Ts s 2 + (  + 1) s + 

(7.29)

It is a second-order system, therefore,

2n =

 + 1
3Ts

and n 2 =


3Ts

The poles of (7.29) can be obtained by solving (7.30).

(  )

2

+ ( 2  − 12 2Ts )  + 1 = 0

(7.30)

Only, the dominant real pole should be selected depending on the value of ξ. For the overshootfree response, ξ = 2.578 is selected to get the dominant real value of γ = 61.35. From (7.27) and
(7.28), Iv = 0.2629 and Pv = 0.0036 can be calculated. It is to be noted that a second-order notch
filter with a 0.707 damping factor is also added to suppress the second-order ripple voltages in
the control signals. Therefore, (7.28) can be modified as

Gv =

 (  s + 1) 


s 2 + r2
 2

s ( 3Ts s + 1)  s + 2r s + r2 

(7.31)

where ωr = 2ωo.

Fig. 7.5. (a) Closed-loop step-response and (b) bode diagram of Gv.

With the selected parameters, the bandwidth of the voltage controller becomes 12.4 Hz, i.e.,
the dynamics of the voltage controller is approximately thirty times slower than that of the
current controller. Therefore, the voltage and current controllers will be completely decoupled
in terms of controller dynamics. The step-response of the closed-loop and the frequency
characteristics of the open-loop transfer function are shown in Fig. 7.5, which exhibit the
overshoot-free controller response and the phase margin is 79.4°, which is a good compromise
between the controller response time and the stability.

7.4.2 Proposed current sensorless DPIROVC for the MLMC
The single-phase MMLC-based ECU produces significant double line-frequency voltage
ripples at the dc-port of the MMLC. Therefore, the DPIROVC is proposed, which not only
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effectively suppresses the ripples but also increases the load disturbance rejection capability.
The closed-loop control block diagram of the proposed DPIROVC is shown in Fig. 7.6.

Fig. 7.6. Proposed current sensorless DPIROVC implemented in the MMLC stage.

The proposed topology adopted a dual-loop PIR control technique, where the PI controller
regulates Δvo and the R controller will suppress the second-order voltage ripples at Δvo. The
voltage ripples can be considered as unwanted additional terms with Δvo and can be defined as
Δvo(dis). Moreover, a dual-loop control technique is proposed including a virtual plant Gov [119]
with a gain parameter k1, where Go is the actual plant model and Δdo is the control input signal.
As the controller is implemented at the high-frequency MMLC stage, depending on k1, high
disturbance rejection capability can be achieved, which will be shown later. The gain of the
PIR controller can be written as

Gcont = Po +

Io
2k r s
+
s s 2 + r2

(7.32)

where Po and Io are the PI gain parameters, respectively, and kr is the resonant gain parameter.
The Gov is designed such that Gov = Go. From Fig. 7.6, the following expressions can be derived:
d1 = ( vo ( ref ) − vo ) Gcont , d 2 = ( Gov d1 − vo ) k1
vo = Go ( d1 + d 2 ) = Go d o

From which, the reference tracking transfer function can be derived as
Go Gcont (1 + Gov k1 )
vo
=
vo ( ref ) (1 + Go k1 ) + Go Gcont (1 + Gov k1 )

(7.33)

From (7.33), the open-loop gain, Gol of the proposed controller can be derived as

Gol =

Go Gcont (1 + Gov k1 )

(1 + Go k1 )

If Gov = Go, then (7.33) and (7.34) can be simplified as
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(7.34)

vo
Go Gcont and G = G G
=
ol
o cont
vo ( ref ) (1 + Go Gcont )

(7.35)

It can be observed that if Gov is perfectly designed, the addition of Gov to the controller will
not affect the original controller reference tracking performance. However, it will help to
achieve higher disturbance rejection capability. The sensitivity function of the proposed
controller is expressed in (7.36). If Gov = Go, then (7.36) can be modified as (7.37).
vo
1
=
vo ( dis ) (1 + Go k1 ) + Go Gcont (1 + Gov k1 )
vo
1
=
vo ( dis ) (1 + Go k1 )(1 + Go Gcont )

(7.36)
(7.37)

Therefore, the disturbance rejection capability will depend on Gcont and k1. The PI and the R
controller can be designed separately. From (7.17), (7.19), and (7.20), it can be written as
 n

 N  V (1 − 2 Dxo )  

Ro
vo |vx = 0 =    o  x
d



 x =1  N x  2 f sw Lxo   Ro Co s + 1   o

 x  o 

n 

Ro
 N  V (1 − 2 Dxo )  
Go =   o  x


N
2
f
L
R
C
s
+
1
x =1 
 x 
sw xo

  o o
xo

(7.39)

n 

Ro
Io 
 N  V (1 − 2 Dxo )  
Gol =   o  x

  Po + 
s 
x =1 
 N x  2 f sw Lxo   Ro Co s + 1  
xo

(7.40)

Therefore,

and

(7.38)

In (7.40), the resonant term is not added for simplicity. At first, the PI controller is designed
and then the R controller is designed to suppress the second-order voltage ripples. If it is
assumed that Io/Po = 1/(RoCo), then the perfect pole-zero cancellation will be possible, and
(7.40) can be written as
n 
 N  V (1 − 2 Dxo )   Po 
Gol =   o  x


N x  2 f sw Lxo   Co s 
x =1 


xo

(7.41)

If all the dc-link voltages are equal, then the closed-loop gain can be represented as

Gol ( close ) =

1


, where  =  N x  2 f sw Lxo Co
 s +1
 N o  nVx (1 − 2 Dxo ) Po

(7.42)

The time constant τ of the closed-loop system is chosen as 0.4 ms, which is larger than the
desired one. With τ = 0.4 ms, Po = 0.0015, and Io = 1.8750, the phase margin of the controller
is obtained approximately 65.7° at 445.6 Hz.
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Fig. 7.7. (a) Variation of the controller bandwidth with the variation of Po and (b) root-locus plot of the open-loop gain
of the proposed DPIROVC with Po = 0.015.

Fig. 7.8. (a) Sensitivity of the proposed DPIROVC with the variation of k1 and (b) comparison of the disturbance
rejection capability of the traditional PIR and the proposed DPIROVC.

The bandwidth of the controller increases with the increase of the control parameter Po, as
shown in Fig. 7.7(a). However, for the optimal stability margin, promptness, and 0 < Δdo ≤ 1,
Po = 0.0015 is selected. Fig. 7.7(b) shows that all the pole locations are in the left half s-plane,
ensuring controller stability. Two poles are at the imaginary axis due to the R controller. With
kr = 0.01, the poles are selected to obtain optimal damping 0.702 with an overshoot of 4.54%
at 281.7 Hz. A moving average filter (MAF) [193] in the digital domain is also added in the
feedback path to remove the high-frequency oscillations in control signals. Fig. 7.8(a) shows
the variation of the attenuation of the proposed controller with the variation of k1. It can be
observed that increasing k1 will increase the attenuation capability of the controller. As the
MLMC usually operates in high frequency, high attenuation is possible. However, the
bandwidth of the sensitivity function should not exceed the Nyquist operating frequency to
validate the small-signal linearized model. Fig. 7.8(b) compares the attenuation capabilities of
the traditional PIR controller and the proposed DPIROVC. The proposed DPIRVC shows better
disturbance attenuation capability than that of the traditional PIR controller.

7.4.3 Proposed current sensorless DIVBC in the MMLC Stage
For the MAFER, having only a system voltage controller is not enough to balance the
multiple dc-link voltages individually. For any dc-link capacitance mismatch, the dc-link
voltages can be unbalanced, which results in unequal device voltage stress and thermal heating.
Therefore, a separate voltage controller is necessary. In this chapter, a DIVBC is proposed and
implemented in the MMLC stage, which ensures high bandwidth and stability margin. It is to
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be noted that the DIVBC and the DPIROVC in Fig. 7.6 should be completely decoupled and
should not interact with each other. From (7.17) and (7.18), it can be written as

vi =

 


1 1  n
 − i  ( i = 1, 2,..., n )

i
 x  i
sCi  n  x =1

  x  o



(7.43)

It is to be noted that only Δdxo (x = 1, 2,…, n) will transfer power to the output and therefore,
other duty-signals are neglected. From (7.43), it can be derived as



n
1  − ( n − 1) hio
vi |vx = 0 =
dio +  hxo d xo  ( i = 1, 2,.., n )

sCi 
n
x i
x =1


x i ,o

(7.44)

If it is assumed that ηi = hio/nCis and ηo = Zohio for x = 1, 2,…, n, then (7.44) can be expressed
in a matrix form as
 v1 
 d1o 
 v 
 d 
2
2o 




 =  η 






v

d
 n −1 
 ( n −1) o 
 vo 
 d no 

where

 − ( n − 1)i

i


η
=
 

i



o


i

− ( n − 1)i

(7.45)

i
i
− ( n − 1)i

i
o

o

i 

i 



i 
o 

(7.46)

It can be observed from (7.45) and (7.46) that the dc-link voltages, Δv1, Δv1, …, Δvn–1 and
the output voltage, Δvo are coupled with the duty-signals Δd1o, Δd2o, …, Δdno. For example, any
change in the Δd2o will affect all the dc-link voltages and the output voltage. Therefore, a
decoupling mechanism should be applied. If the η matrix can be represented as a diagonal
canonical form, the voltage signals and the corresponding duty-signals can be decoupled.
Following this process, the η matrix can be decomposed into two parts, as shown in (7.47). The
first matrix on the right-hand side of (7.47) is in the diagonal canonical form.
 ni
 0

 η = 

 0
 0

0

0

ni

0

0

ni

0

0
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0 
0 
 Ψ 

0 
no 

(7.47)

Where
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− n
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n
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(7.48)

The Ψ matrix will change the relationship between the voltage-signals and the original dutysignals in (7.45). Therefore, a new set of duty-signals need to be formed. If it is assumed that
the new set of duty-signals are Δλ1o, Δλ2o, …, Δλno, they can be represented in a matrix form as
 1o 
 d1o 
  
 d 
2o 
2o 



 = Ψ  





 ( n −1) o 
 d ( n −1) o 
 no 
 d no 

where

(7.49)

Now, the original duty-signals Δd1o, Δd2o, …, Δdno can be represented in terms of the assumed
set of duty-signals Δλ1o, Δλ2o, …, Δλno, respectively, as shown in (7.50).
 d1o 
 1o 
 d 
  
2o 
2o 


−1

 = Ψ  





 d ( n −1) o 
 ( n −1) o 
 d no 
 no 

where

Ψ 

−1

 −1 0
 0 −1

=

0 0
 1 1

1
0 1


−1 1
1 1

(7.50)

0

(7.51)

Therefore, from (7.50) and (7.51), the original duty-signals can be expressed as
 −1o + no 
 d1o  

 d   −2 o + no 
2o 




=


  −( n −1) o + no 

d
 ( n −1) o  
n

 d no  
xo


x =1



Based on (7.52), a complete decoupled control network can be implemented.
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(7.52)

Fig. 7.9. Block diagram of the proposed current sensorless DIVBC and DPIROVC.

Fig. 7.9 shows the proposed current sensorless DIVBC along with the proposed DPIROVC.
As previously discussed, the addition of a virtual plant to the controller will not affect the
reference tracking performance, however, will increase the disturbance attenuation capability.
Similar to (7.33) and (7.34), the reference tracking transfer function and the loop-gain of the
DIVBC can be derived as in (7.53) and (7.54), respectively. From (7.16), hio can be calculated.

vi
=
vi*

I i 

 Pi + s  (1 + Gio kio )


( i = 1,..., n − 1)
hio 
I i   hio kio 
(1 + Gio kio ) +  Pi +  1 +

sCi 
s 
sCi 

Gi ( open ) =

hio
sCi

hio
sCi

I i 

 Pi + s  (1 + Gio kio )


( i = 1, 2,..., n − 1)
 hio kio 
1
+


sCi 


(7.53)

(7.54)

Fig. 7.10. For different controller gains of the proposed DIVBC: (a) the change of phase margins and (b) the change of
bandwidths of the closed-loop.
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Fig. 7.11. (a) The root-locus plot of the proposed DIVBC and (b) comparison of the disturbance attenuation capability
of the traditional PI control and the proposed DIVBC for different kλio values.

If the plant model of the DIVBC is perfectly designed, then hio/(sCi) = Gλio and (54) can be
reduced to

I 
Zi

Gi ( open ) = hio  Pi + i  
 ( i = 1, 2,..., n − 1)
s
sC
Z
+
1

 i i


(7.55)

where Zi is the equivalent output load impedance of the individual dc-links. If it is assumed that
Iλi/Pλi = 1/(CiZi), then the pole and the zero will be canceled and (7.55) can be further reduced
to Gλi = hioPλi/(sCi) for i = 1,2,…, (n–1). It is to be noted that in the design process, the notch
filter is not considered due to the simplicity of the design process. However, in practice, the
notch filter should be considered. The effects of the variation of the controller gains on the
phase margin and the bandwidth of the proposed DIVBC are shown in Figs. 7.10(a) and (b),
respectively. Fig. 7.10 shows that with the increase of Pλi, the phase margin decreases, and the
bandwidth increases. For the good compromise between stability and fast dynamics, Pλi = 0.002
is selected. With the selected control parameters and the pole locations, as shown in Fig.
7.11(a), the overshoot is found to be 4.33% with the damping factor 0.707 at 100 Hz. Similar
to (7.37), the sensitivity function of the designed control system (without considering the notch
filter for simplicity) can be expressed as

vi
1
=
vi ( dis )  hio kio  
hio
1 +
 1 +
sCi   sCi


I i  

 Pi + s  



( i = 1,..., n − 1)

(7.56)

Fig. 7.11(b) shows that the disturbance attenuation characteristics of the traditional PI controller
and the proposed DIVBC. With a lower value of kλio, the PI and the DIVBC show similar
characteristics. With the increase of kλio, the attenuation becomes higher. However, with a
certain high value of kλio = 1.5, it does not fall in the Nyquist frequency region. Therefore, for
optimal operation, kλio = 0.5 is selected.
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Table 7.1 Simulation Parameters
Parameter

Values

Nominal power

5.0 kW

The nominal output voltage, Vo

200 V

Output capacitor, Co

50 μF

Nominal grid side ac voltage

1.0 kV

Grid side filter, Lg and Rg

35 mH and 0.01 Ω

Switching frequency of MAFER

5.0 kHz

Nominal dc-link voltage

550 V

Smoothing dc-link capacitances

150 μF

HFML leakage inductances

73.2 μH, 32 μH

HFML leakage resistances

0.4 Ω, 0.22 Ω

Number of winding turns

25, 17

Switching frequency of MMLC

20 kHz

7.5 Simulation Results
To test the performance of the proposed DPIROVC and DIVBC, a 5.0 kW MMLC-based
ECU is simulated in MATLAB/Simulink, where n = 3 and L = 2n + 1. The simulation
parameters are listed in Table 7.1. Fig. 7.12 shows the controller steady-state performance in
terms of the HFML input and output currents, MAFER PWM voltage, and grid current with
total harmonic distortion (THD) of 1.2%. Fig. 7.13 illustrates the performance with the
traditional PI controller. Figs. 7.13(a) and (b) show the duty-signal and the HFML current, ih1,
respectively. The instantaneous output power processed by the AHBC at the output of the
MMLC carrying the double-line frequency ripple envelope is shown in Fig. 7.13(c). A very
high 55.6 V output voltage ripple can be noticed in Fig. 7.13(d) with the PI controller, which
presents very poor controller performance in tracking the ripple power as can be observed from
low oscillation at the duty-cycle.

Fig. 7.12. Steady-state performance of the proposed control system: (a) HFML currents, (b) MAFER PWM voltage,
and (c) grid current at unity pf operation.
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Fig. 7.13. With the traditional PI controller: (a) duty-signal, (b) HFML current, ih1, (c) power processed by AHBC at
the output, and (c) output voltage of MMLC.

Fig. 7.14 shows that the application of the PIR controller significantly reduces the voltage
ripples to 15.1 V with an increase of the oscillation at the duty-signal. The controller tracks the
ripple power as well as the ripple voltage of the dc-link, as shown in Fig. 7.14(a) by varying
the duty-cycle, as shown in Fig. 7.14(b). When the ripples at v1 reach the peak-point, the dutysignal reaches the valley-point and vice versa, to track the ripple power and transfer it to the
output to be absorbed in the single-phase dc-ac inverter. The instantaneous output current and
output power carry similar envelopes, as shown in Figs. 7.14(e) and (g), respectively. The
height of the ripple envelopes in the input and output currents of the HFML decreases in
comparison to the PI controller, as shown in Figs. 7.14(c) and (d), respectively, as the ripples
at the output voltage of the MLMC reduce with the PIR controller, as presented in Fig. 7.14(h).

Fig. 7.14. With the PIR controller: (a) dc-link voltage, v1, (b) duty-signal, (c) HFML current, ih1, (d) output HFML
current, iho, (e) instantaneous output current, io, (f) instantaneous power processed in each grid-side AHBC of the
MLMC, (g) power at the output AHBC of the MMLC, and (h) MMLC output voltage, vo.
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Fig. 7.15. With the proposed controller: (a) dc-link voltage, v1, (b) duty-signal, (c) HFML current, ih1, (d) output HFML
current, iho, (e) instantaneous output current, io, (f) instantaneous power processed in each grid-side AHBC of the
MMLC, (g) power at the output AHBC of the MMLC, and (h) MMLC output voltage, vo.

Fig. 7.16. Load disturbance rejection performances with: (a) the PI controller, (b) the PIR controller, and (c) the
proposed DPIROVC.

Fig. 7.15 demonstrates that with the proposed DPIROVC and with the similar ripple profile
of the dc-link voltage in Fig. 7.15(a), the oscillation at the duty-signal is slightly greater than
that of the PIR controller, as depicted in Fig. 7.15(b). Figs. 7.15(c) and (d) show that the HFML
current profiles are nearly similar to that with the PIR controller, as the performances are
comparable with those of the DPIROVC and the PIR controllers, in terms of the ripple
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suppression. However, the effect of dual poles on the imaginary axis due to the PIR controller
is eliminated with the DPIROVC, as can be observed from the ripple envelopes of Figs. 7.15(e)
and (g). Fig. 7.15(h) demonstrates that the voltage ripples can be reduced to 14.2 V with the
DPIROVC. Although the proposed DPIROVC does not suppress the ripples significantly in
comparison to the PIR controller, it attenuates the voltage transients under load disturbances
considerably, shown in Fig. 7.16.
Table 7.2 Performance Comparisons among PI Controller, PIR Controller, and Proposed DPIROVC

PI

PIR

DPIOVC

(V)

(V)

(V)

Undershoot at 0.05 s

45.4

33.3

22

Overshoot at 0.12 s

30.7

39.5

Overshoot at 0.18 s

23.5

45.8

Undershoot at 0.25 s

40.2

Ripples at 150% load

68.0

Ripples at 100% load
Ripples at 20% load

Parameters

Voltage

Voltage

attenuation

attenuation

with

with

DPIOVC

DPIOVC

from PI

from PIR

51.6%

33.97%

11.8

61.55%

70.05%

17.1

27.38%

62.69%

41.1

16.4

59.14%

60%

47.5

41.7

38.56%

12.15%

55.6

15.1

14.2

74.46%

5.96%

42.8

10.4

7.8

81.77%

24.64%

Fig. 7.16(a) shows the MMLC output voltage ripples with the traditional PI controllers under
extreme load variations. The ripples at 150% and 20% loads are found to be 67.98 V and 42.8
V, respectively. Whereas, from Figs. 7.16(b) and (c), ripple voltages can be observed as 47.55
V and 10.35 V for the PIR controller and as 41.77 V and 7.8 V for the proposed DPIROVC at
150% and 20% loads, respectively. For the PI controller, the voltage transients at the loadchange instants are very high. The highest overshoot and undershoot voltages are found to be
30.74 V and 45.45 V, respectively. More detailed comparisons among the controllers observed
from Fig. 7.16 are summarized in Table 7.2. The proposed DPIROVC can significantly
attenuate the voltage overshoot than that the PIR and PI controllers. Moreover, undershoot
voltages at 0.05 and 0.25 s are also attenuated by 51.6 and 59.14% from the PI and 33.97 and
60% from the PIR controller, respectively. The voltage ripples are also suppressed at 150 and
20% loaded conditions by 38.56 and 81.77% from PI and 12.15 and 24.64% from PIR
controllers, respectively.
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Fig. 7.17. Individual dc-link voltage ripples under (a) traditional PI-based control method and (b) proposed DIVBC.

Fig. 7.17 shows the performance of the traditional PI-based individual voltage balance
controller and the proposed DIVBC under the dc-link capacitance mismatches. C1 and C3 are
deliberately increased and decreased by 50%, respectively, from the nominal, and C2 is kept
unchanged. Fig. 7.17(a) shows that with the traditional PI-based control technique, the
controller exhibits poor tracking performance and the voltage ripple deviations can be as high
as 12.5% from the nominal. Moreover, due to the change of the capacitances, each dc-link
voltages tend to show a different response time and a phase deviation occurs among the dc-link
voltages, as shown in Fig. 7.17(a). The amplitude and phase deviations of the dc-link voltages
from the nominal will cause unequal power flow in the AHBCs, the multiple windings of the
HFML, which in turn will cause unequal voltage stress and joules heating in the switching
devices and the windings. On the contrary, the proposed DIVBC can demonstrate improved
voltage disturbance rejection capability, which results in improved power balance control
among the AHBCs and the HFML windings. With the extreme capacitance mismatches, the
highest ripple voltage deviation is found only 1.2% from the nominal, as shown in Fig. 7.17(b).
Moreover, the controller can provide equal response time to all the dc-link voltages even under
extreme capacitance mismatches. This proves the improved individual voltage balancing
capability of the proposed DIVBC.

7.6 Experimental Evaluation
For the experimental validation of the proposed control strategy, a 1.0 kW scaled-down
laboratory prototype of the MMLC-based ECU is implemented, as shown in Fig. 7.18. The
proposed control architecture is implemented using the dSPACE MicroLabBox-based
embedded platform. The platform has an NXP QorIQ dual-core 64-bit 2 GHz P5020 processor
and a Xilinx Kintex-7 XC7K325T FPGA. The FPGA is programmed with the real-time
interface (RTI) FPGA programming block sets. The MAFER is developed by cascading three
AHBCs. The AHBCs are fabricated with Semikron Si IGBT module SK30GH123. To drive
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the switches of the MAFER, a driver circuit is build using the gate-driver SKHI 20opA.
AMETEK CSW5550 programmable power supply from California Instruments is used as a
grid. The MMLC stage consists of four AHBCs connected to a common HFML. The HFML is
developed in the laboratory using the nanocrystalline magnetic material. The nanocrystalline
ribbons with a thickness of 23 μm and a width of 30 mm are used. The inner and outer diameters
and the height of the core are 7.4 cm, 12 cm, and 3 cm, respectively. All four AHBCs of the
MMLC are made using C2M0080120D SiC MOSFET from CREE. The experimental
parameters are like the ones listed in Table 8.1. A 4.5 kW, 350 V, 45 A programmable ac-dc
electronic load module is utilized to test the transient performance of the controller under load
variations.

Fig. 7.18. A photograph of the experimental test platform.

Fig. 7.19(a) shows the MAFER PWM voltages and grid current with the THD of 1.45%. Fig.
7.19(b) shows the steady-state input HFML currents, ih1, ih2, and ih3, and the output HFML
current, iho. Fig. 7.20 shows the ripple power tracking performance of the proposed DPIROVC.
The HFML excitation voltage, vh1 varies with the dc-link ripple voltage, v1. However, the
HFML current ih1 shows opposite characteristics in comparison to the vh1 to suppress the ripple
voltage at the output of the MMLC.

Fig. 7.19. (a) MAFER PWM voltage with the grid current and (b) HFML currents.

127

Fig. 7.20. The zoomed-out view of the stead-state performance of the DPIROVC in terms of HFML excitation voltage,
current, and output voltage of the MMLC.

Fig. 7.21. Transient performance of the dc-link voltages with the grid current under different load conditions.

Fig. 7.21 shows the transient performance of the dc-link voltages with the cascaded system
current and voltage controller for the MAFER stage under different load conditions. Each dclink voltage is strictly controlled individually with the proposed DIVBC. The controller
response time is improved as the dc-link capacitors are considered small. The grid current, ig
changes with the load variations, as does the dc-link voltage ripple, as depicted in Fig. 7.21.
Fig. 7.22 compares the transient responses of the PIR controller and the proposed DPIROVC
under different load disturbance conditions. The experimental results are highly consistent with
the ones found in the simulation. From Fig. 7.22(a), with the PIR controllers, the undershoot
voltages are found approximately 35 and 40 V, and the overshoot voltages are measured
approximately 45 and 40 V. Whereas, with the proposed DPIROVC, the undershoot voltages
are attenuated to 25 and 18 V, and the overshoot voltages are attenuated to 10 and 20 V, as
illustrated in Fig. 7.22(b). It can be concluded that significant performance improvement can
be achieved in terms of attenuating undershoot and overshoot voltages with the proposed
DPIROVC under extreme load-disturbance conditions. The low sensitivity of the proposed
controller to the output load variation facilitates the plug-n-play capability of the ECU, where
different types of loads can be plugged in or out seamlessly without affecting much the
controller dynamics.
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Fig. 7.22. Load disturbance attenuation performances in the output voltage of the MMLC under (a) the PIR controller
and (b) the proposed DPIROVC.

(5 ms/div)

Fig. 7.23. Individual dc-link voltage tracking performance (time scale: 5 ms/div): (a) and (b) with the traditional PI
controller, and (c) and (d) with the proposed DIVBC.

Fig. 7.23(a) demonstrates the individual dc-link voltages under the capacitance parameter
mismatches as discussed in section V. The voltage ripples of v1, v2, and v3 are measured to be
64, 69, and 74 V, respectively, with the traditional PI-based controller. The mismatching in C1
and C3 affects v1 and v3 voltage ripples, respectively, to deviate from the nominal voltage ripple
65 V. Deviations of voltage ripples in v1 and v3 also affect the ripple voltage of v2. Fig. 7.23(b)
129

shows the poor tracking performance of the PI-based controller under the capacitance
parameter mismatch. Fig. 7.23(c) illustrates the performance of the proposed DIVBC to balance
the individual dc-link voltages under a similar capacitance mismatch scenario. The average
ripple voltage deviation of the three dc-link voltages can be measured as 0.5 V, which is less
than the one found with the PI-based controller (4.0 V). The improved individual voltage
tracking performance of the proposed DIVBC can also be observed from Fig. 7.23(d). The
experimental efficiency of the ECU is also measured at different load conditions using
Tektronix PA4000 power analyzer under the proposed DPIROVC and DIVBC. Approximately
86, 72, and 61% efficiencies are measured at 100, 50, and 20% load conditions. The efficiency
characteristics of the ECU will depend on several factors, like the type of the magnetic material,
the ripple power, and the soft-switching scheme of the MMLC. The relevant investigation is
out of the focus of the chapter.

7.7 Summary
An MMLC-based ECU is designed and developed with a common HFML, which can be
considered as a basic building block of the multi-module-based power electronic traction
transformer and solid-state transformer. In this chapter, a current sensorless DPIROVC is
proposed for the output voltage regulation of the designed MMLC-based ECU. The proposed
DPIROVC can effectively suppress output voltage ripples and exhibit greater disturbance
attenuation capability under extreme load change. It is shown that the proposed DPIROVC can
suppress the output voltage ripples by 74.46% and 5.96% in comparison to the PI and PIR
controller, respectively, at 100% load. Moreover, the DPIROVC can achieve 59.14 and 60%
more overshoot voltage attenuations, and 51.6 and 33.97% more undershoot voltage
attenuations than those obtained from the PI and PIR controllers, respectively. Moreover, a
current sensorless DIVBC is proposed for the strict individual dc-link voltage regulation. The
proposed DIVBC shows superior performance in individual dc-link voltage balancing under an
extreme dc-link capacitance mismatch. Both the DPIROVC and the DIVBC are implemented
in the MMLC stage of the ECU to achieve high bandwidth and stability margin. The simulation
and experimental results are presented to validate the superiority of the proposed control
strategy.
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Chapter 8
A Multi-loop Load-Disturbance Rejection Controller and
an Improved Power-Mismatch Mitigation Controller for
a Magnetic Linked Multiport Energy Conversion Unit

Abstract
A new multi-loop load-disturbance rejection controller (MLDRC) and an improved multi-loop
power-mismatch mitigation controller (MPMMC) are proposed in this chapter for a multi-port twostage energy conversion unit (ECU). The inherent capability of the ECU to use a common highfrequency magnetic link (HFML) instead of multiple HFMLs offers an attractive solution to design
a compact multi-module-based ECU. With the proposed MLDRC, the ECU can support the system
voltage for any load-disturbance, and the proposed MPMMC strictly balances the power routing of
the multiple ports under leakage parameter mismatch of the HFML. The robust voltage regulation
of the ECU under random load-disturbance facilitates plug-n-play connectivity, and the ECU can
be configured to form a dc fast-charging platform for electric vehicles or a strict dc-bus for a dc
microgrid. Moreover, eliminating the power mismatch issues of the ECU ensures equal thermal
stresses and duty-life cycles of the solid-state switching devices. The proposed MLDRC and
MPMMC are decoupled with an improved decoupling mechanism. Additionally, this chapter
develops a control law to indicate a safe operating area of the controller. The simulation and the
experimental results substantiate the superiority of the proposed MLDRC and MPMMC in
mitigating the load-disturbance effect and ensuring balanced power-transfer under leakage
parameter mismatch of the HFML.

8.1 Introduction
Magnetically isolated two- or three-stage energy conversion units (ECUs) have found
extensive applications in the fields of electric vehicles [174], electric airplanes [175],
renewables and storage integration [176], [177], pulsed-power operations [194], and solid-state
transformers [109]. The ECU can incorporate several control functionalities with the potential
of grid-power quality improvement. Over the last few years, several two- and three-stage ECU
topologies have been investigated in terms of their applicability and controllability. Among the
different existing topologies, isolated dual-port dc-dc stage integrated ECUs have been
extensively investigated due to their controllability and the availability of dc and ac ports [109],
[176], [177], [194]. For medium-voltage grid integration, those topologies require multiple
energy conversion modules and high frequency magnetic links (HFMLs). This increases the
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possibility of leakage parameter mismatch (LPM) in the multiple HFMLs, which causes the
power routing mismatch in the multiple ports. Therefore, a dedicated control architecture is
required to balance the power in the multiple modules of the ECU. The dc-port voltage
balancing of the ECU is another crucial design challenge, as this port should facilitate the plugn-play connectivity of renewable energy sources, electric vehicles, and diverse sophisticated
loads. The controller should strictly regulate the dc-port voltage under any load change
conditions with sufficient robustness and should present low-sensitivity to abnormal load
variations.

For the dc-port voltage control, the proportional-integral (PI) control is the simplest and the
most applied technique [184]. However, it may result in slow dynamics and high-sensitivity to
the output load change. To improve the dynamics and to have a faster response, the PI feedback
in feedforward controller has been proposed in [195] and [196], which requires the output dcport current information by implementing a current sensor. Moreover, with the LPM in the
HFML, the load-disturbance rejection capability degrades significantly. The current sensor has
been replaced by adopting a reduced-order observer in [197], where the HFML current was
calculated using computationally intensive fundamental-harmonic approximation method in
the stationary frame. The method overcomplicates the design process especially for the multimodule-based ECU configuration, where there is an increased possibility of the LPM. A
sampled-data-based linearization control method has been proposed in [198], where the
estimation process separates the control model into two subsystems, where the stability depends
on the complex-conjugate eigenvalue-based subsystem. However, the coupling effect worsens
the stability performance under the LPM in the HFML. A sliding mode controller has been
reported in [199], which theoretically ensures global stability under load change. However, the
stability performance has not been investigated under the LPM. A predictive current mode
controller has been presented in [200], which can show high robustness to the load variation
and the LPM. However, an intensive calculation is required in one switching period and this
leads to prediction error, especially, when the switching frequency becomes several hundred
kHz. Moving discretized predictive control has been proposed in [194] for the pulsed-power
applications, which requires a reduced number of calculations per sampling time in comparison
to the one in [200]. However, the selection of several optimal control parameters is challenging
and a comprehensive approach to select those parameters has not been presented. It is to be
noted that the advanced non-linear voltage control techniques mentioned above have been
proposed for the ECUs, which contain a single energy conversion module, but are not designed
for the use of the multi-module-based ECUs.

For medium-voltage grid integration, the multi-module-based ECU structure is required,
which increases the possibility of LPM. The LPM may affect the dynamics of the dc-port
voltage regulator and lead to instability. Moreover, due to the LPM, the multiple modules of
the ECU can carry unequal power, which can lead to unequal thermal stress and duty-life cycles
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of the solid-state switching devices. Therefore, a dedicated controller is required to tackle the
LPM issues. Several power-balance control architectures have been reported so far for the
multi-module-based ECUs [72], [73], [116], [201]. A master-slave-based power-sharing
technique has been proposed in [15] for multiple cascaded energy conversion modules. The
proposed technique in [72] efficiently balances the inter-phase power. In [116], a
communication-less power-sharing control strategy has been developed for an ECU enabled
grid system. The strategy mainly balances the coordination of power-sharing among different
distributed energy resources (DER). However, the power balancing of multiple modules due to
the LPM has not been considered in [72] and [116]. In [73], an average power-sharing strategy
has been proposed to balance the power under unbalanced dc-port voltages and the LPM.
However, the effect of the LPM on the voltage control dynamics and the decoupling scenario
of the power and voltage controllers have not been investigated. A current sensor-less power
balancing technique has been proposed in [4], [201], where the duty signals generated from the
first stage were utilized to mitigate the LPM effect in the second stage. However, any grid
distortion or fault in the first stage can severely affect the overall control operation of the second
stage. In [119], a dual-loop current disturbance rejection controller is proposed, where the
controller has been implemented in the low-frequency cascaded inner current control loop and
demonstrated that the controller performance was not affected by the grid abnormalities. In this
chapter, a multi-port two-stage ECU is considered, which utilizes a common HFML instead of
multiple HFMLs. This structure inherently reduces the possibility of LPM in the HFML.
Moreover, this chapter presents the following contributions:

1) A new multi-loop load-disturbance rejection controller (MLDRC) is proposed for robust
voltage control and improved load-disturbance rejection capability. The controller operating
principle is the same as the one in [119]. However, the proposed MLDRC adopts multi-loop
structure instead of the dual-loop structure proposed in [119] to achieve high disturbance
rejection performance. Moreover, for the first time, the controller is implemented in the highfrequency stage of the magnetic linked multiport ECU to reject output voltage disturbances.
Therefore, the plug-n-play capability at the dc-port is possible. Furthermore, no dc-port
current sensor is required for the disturbance feedforward control.
2) The control design process is not computationally intensive for the multi-module-based
ECUs. The control parameters of the proposed MLDRC can be designed in a comprehensive
way to achieve a superior load-disturbance rejection performance by carrying out sensitivity
analysis.
3) An improved multi-loop power-mismatch mitigation controller (MPMMC) is proposed to
balance the power under extreme LPM scenarios with an excellent reference-tracking
capability.
4) A controller safe operating area (SOA) is established for the proposed MPMMC. This helps
to quantify the power-balance control range in mitigating the LPM effects.
5) The proposed MLDRC and MPMMC are completely decoupled by implementing an

133

improved decoupling mechanism. The MPMMC does not interact with the dynamics of the
MLDRC under LPM scenarios if operated in the SOA.

8.2 The architecture of the Multiport Two-stage ECU and its Control
Principles
8.2.1 The architecture of the multiport two-stage ECU
The basic schematic of the multiport two-stage ECU is shown in Fig. 8.1. The first stage is
the multilevel active front-end ac-dc stage, comprising n number of cascaded active H-bridge
cells (AHBCs) and performs as an ac grid interface. The grid voltage, grid current, filtering
inductance, and resistance are defined by vg, ig, Lg, and Rg, respectively. The ac-dc stage outputs
n constant dc-link voltages, v1, v2,…, vn with the smoothing capacitors, C1, C2,…, Cn,
respectively. The output currents of the ac-dc stage are denoted as im1, im2,…, imn. The second
stage is the magnetically isolated multiport dc-dc stage (MDDS) and the currents entering the
MDDS are denoted as i1, i2,…, in. Fig. 1 shows that the n+1 AHBCs share a common HFML,
where the n AHBCs are connected at the grid-side and one AHBC is connected at the loadside. The leakage inductances, resistances, and the turn numbers of the windings of the HFML
at the grid-side are represented by L1, L2,…, Ln; R1, R2,…, Rn; and N1, N2,…, Nn; respectively.
The HFML currents are denoted by ih1, ih2,…, ihn, and iho. The load-side HFML winding leakage
inductance, resistance, and the turn numbers are denoted by Lo, Ro, and No, respectively. The
MDDS generates a regulated dc-port voltage, vo, with the ripple attenuation capacitor, Co. The
output current, io will depend on the nature of the load, Zo.

Fig. 8.1. Circuit schematic of the multi-port two-stage ECU.

8.2.2 Operation and control principle of the ECU
The main control objectives are to balance v1, v2,…, vn, and vo, and to maintain an equal
power transfer in each AHBC from the ac-dc stage to the MDDS with a pollution-free grid
current ig. For the grid synchronization, a second-order generalized integrator-based phaselocked loop is utilized [192]. This chapter mainly focuses on the voltage controller with load-
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disturbance rejection and the power-mismatch mitigation control, which are implemented in
the MDDS of the ECU. Therefore, the discussion about the control structure of the ac-dc stage
is not repeated here. Refer to [4], [126] for the individual voltage and current control
architecture for the ac-dc stage. In the rest of the chapter, it is assumed that the controller of the
ac-dc stage can strictly regulate the dc-link voltages v1, v2,…, vn of the MDDS. In the gridconnected application, the MDDS steps down the grid-side dc-link voltages to vo. This dc-port
can be configured to integrate several renewable energy sources to the ECU directly or to
construct a strict dc-bus for a dc-microgrid without requiring any intermediate energy
conversion stage.

8.3 Modeling and Power Flow Characterization of the Multiport DC-DC
Stage in the ECU
8.3.1 Modeling of the multiport dc-dc stage in the ECU
The AHBCs of the MDDS at the grid-side are numbered as ‘1’, ‘2’,…, ‘n’. The output AHBC
of the MDDS is denoted by ‘o’. The equivalent Thevenin leakage inductance between any two
windings of the HFML can be derived as
 L N 2  n ,o N 2
y
Lxy =  x 2o +  
 y x L N 2
 Nx
y
o
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  L N 2  n ,o N 2
z
  y 2o  
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(8.1)

where x = 1,…, n, o, y = 1,…, n, o, and x ≠ y. The subscript numbers of the parameters relate
to the corresponding HFML windings. The total current of each AHBC can be expressed as
n ,o
 N y  v y d xy (1 − d xy )
ix =  ixy and ixy , y x = 

y =1
 N x  2 f sw Lxy
y x

(8.2)

where dxy defines the duty signal for single phase-shift modulation [90] between x and y
AHBCs. The switching frequency is denoted by fsw. The small signal-based linearized model
of (8.2) can be expressed as:
ixy , y  x = iyx , x  y = g xy , yx v y , x + hxy , yx d xy , yx

where

 N y, x
g xy , y  x = g yx , x  y = 
N
 x, y
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N
 x, y

 Dxy , yx (1 − Dxy , yx )
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 Vy , x (1 − 2 Dxy , yx )

 2 f sw Lxy , yx

(8.3)
(8.4)

(8.5)

where the capital letter corresponds to the steady-state components and the ‘Δ’ symbol
corresponds to the small perturbed signals. The total current of each AHBCs of the MDDS at
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the grid-side can be expressed as

ix =  ( g xy v y + hxy d xy )
n,o

(8.6)

y =1
y x

In the usual application of the ECU, the grid-side AHBCs are controlled in such a way that they
do not interchange power among them, i.e., Δdxy = Δdyx = 0 for x, y ≠ o, and the total power
transferred to the output port is equally shared by them, i.e., Δd1o = Δd2o = …… = Δdxo for x ≠
o. The dc-link voltages of the ac-dc stage can be written as

vi =

1
( imi − ii ) = Zi ( imi − ii )( i = 1,..., n )
sCi

(8.7)

and the dc-port voltage of the MDDS can be expressed as


Ro
vo = 
1
+
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 io = Z o io


(8.8)

io =  ( g xo vx + hxo d xo )

(8.9)

n

where

x =1
xo

8.3.2 Power flow characterization
Once the equivalent leakage parameters L1o, L2o, and L3o are calculated from (8.1), the power
flow from the port ‘x’ to the output port can be calculated as
 N  v v d (1 − d xo )
pxo =  o  x o xo
2 f sw Lxo
 Nx 

(8.10)

where x = 1, 2, ……, n. After the small-signal perturbation for the linearization at a steady-state
point, (8.10) can be written as

No
pxo = 
 2 N x f sw Lxo


  Dxo (1 − Dxo )(Vx vo + Vo vx ) + VxVo (1 − 2 Dxo ) d xo 


(8.11)
n

The total processed power, pTo, at the dc-port of the MDDS can be found by pTo =  pxo .
x =1
x o

8.3.3 Leakage parameter mismatch effect in the high-frequency magnetic link
The LPM effect in the HFML causes the power routing mismatch. Even though the HFML
windings are made of the same conductor materials and the turn numbers of the HFML
windings are kept the same, and the LPM occurs in the multi-module-based ECU. The LPM
arises due to the manufacturing process of the windings and the HFML. The leakage parameters
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in the HFML can change from the desired value leading to the LPM effect. To investigate the
LPM effect on the power routing, let us assume that the mismatch occurs in the HFML winding,
‘r’, where r  x, y and the leakage parameter, Lr. The variation in Lr is denoted by ΔLr. Now,
the modified parameter LΔr under the LPM can be expressed by LΔr = Lr ± ΔLr, where ΔLr <<
Lr. For r = x, (8.1) can be modified as

 Ly N o 2  n ,o N z 2  
Lxy = Lxy  Lr 
+ 1
2  
2 
 N y  z  x , y Lz N o  

(8.12)

and, for r ≠ x, (8.1) can be written as
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In (8.12) and (8.13), LΔxy represents the deviation from Lxy due to the LPM in the winding ‘r’.
In practical cases, ΔLr << Lr. Therefore,
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Then following the binomial-identity and using (8.12), the expression of power flow for r = x
can be derived as

pxy = pxy
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and, for r ≠ x can be derived as

pxy = pxy
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In (8.15) and (8.16), the second terms represent the additional elements that occur for the
LPM in the HFML. In (8.12), for r = x, the second term will always be positive, i.e., +ΔLr will
increase the LΔxy and -ΔLr will decrease the LΔxy. On the contrary, in (8.13), for r ≠ x, the second
term will always be negative. Therefore, +ΔLr will increase LΔxy and vice versa. The ‘sign’
change in (8.15) and (8.16) indicates that +ΔLr will decrease the pΔxy and –ΔLr will increase the
pΔxy.
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Fig. 8.2. Power transfer characteristics for n = 3, x  n, and y = o, under: (a) r = 1, (b) r  {1, 2}, and (c) r  {1, 2} with
+ΔLr=1 and –ΔLr=2.

Fig. 8.2 illustrates the variation of power for different LPM scenarios, where n = 3, x  n, and
y = o. Fig. 8.2(a) shows that the change in Lr reduces pΔxy, for r = 1 and increases pΔxy, for r ≠
1. If r  {1, 2}, the variation of pΔxy due to the LPM is shown in Fig. 8.2(b). The effects of
+ΔLr=1 and –ΔLr=2 on pΔxy are shown in Fig. 8.2(c).

Fig. 8.3. Proposed multi-loop load-disturbance rejection controller.

8.4 Proposed Multi-loop Load-Disturbance Rejection Controller
The objective of the proposed MLDRC is to ensure a robust voltage regulation by attenuating
the dc-port load-disturbances. The basic control architecture of the proposed MLDRC is shown
in Fig. 8.3. It contains multiple disturbance rejection loops (DRLs) and a voltage regulation
loop. The number of DRLs will depend on the Nyquist DRL bandwidth limit, Δdxo variation
limit (i.e., 0<Δdxo≤0.5), and the level of attenuation required. Cv is the voltage controller and
Cp1, Cp2, ..., and Cpn are the controller parameters of the DRLs. Pc1, Pc2, …, Pcn are the closedloop plant models. From Fig. 8.3, (8.17)–(8.20) can be derived:
xo = Cv ( vo* − vo ) , x1 = CP1 ( PC1 xo − vo )

x2 = CP 2  PC 2 ( xo + x1 ) − vo 

xn = CPn  PCn ( xo + x1 +

d xo = xo + x1 +
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+ xn−1 ) − vo 

+ xn−1 + xn

(8.17)
(8.18)

(8.19)
(8.20)

Putting Δxn in (8.20), (8.21) can be obtained.
d xo = ( xo + x1 +

+ xn−1 )(1 + CPn PCn ) − CPn vo 

(8.21)

Now, applying Δxn-1 in (8.21) and collecting the common terms, (8.21) can be expressed as

(
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Similarly, putting the values of Δx1, Δx2, ……, Δxn–2 in (8.22), (8.23) can be obtained
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+ CP( n−1) (1 + CPn PCn ) + CPn  vo

Finally, substituting the value of Δxo in (8.23) and collecting the coefficients of vo* and Δvo,
(8.23) can be written as (8.24).

(

)
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+ CP( n−1) (1 + CPn PCn ) + CPn  vo

Once, Δdxo is derived, Δvo can be derived by Δvo = GoΔdo+ Δvo(dis). The closed-loop reference
tracking transfer function in the Laplace domain can be expressed as (8.25).

(

)

vo Cv Go (1 + CP1 PC1 ) 1 + CP( n−1) PC( n−1) (1 + CPn PCn )
=
vo* (1 + CPn Go ) + Cv Go (1 + CP1 PC1 ) (1 + CPn PCn ) +
CP1Go (1 + CP 2 PC 2 ) (1 + CPn PCn ) + +

(8.25)

CP( n−1) Go (1 + CPn PCn )

If all the closed-loop plant models are taken similar to the original plant model, Go, i.e., Pc1 =
Pc2 = … = Pcn = Go, then (8.25) can be simplified as (8.26).

(

)

Cv Go (1 + CP1Go ) 1 + CP( n−1) Go (1 + CPn Go )
vo
=
*
vo (1 + CPn Go ) 1 + CP( n−1) Go
(1 + CP1Go )(1 + Cv Go )

(
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)

(8.26)

If the controller parameters of the DRLs are taken to be equal, i.e., Cp1 = Cp2 = …= Cpn, then
(8.26) can be finally reduced to (8.27).
vo
Cv Go
=
vo* (1 + Cv Go )

(8.27)

It can be seen from (8.27) that the inclusion of DRLs in the controller does not affect the
reference tracking performance of the voltage control loop. From (8.6), (8.8), and (8.9), the
open-loop control-gain of the output function can be derived as
n 

Ro
 N  V (1 − 2 Dxo )  
Go =   o  x


x =1 
 N x  2 f sw Lxo   Ro Co s + 1 
xo

(8.28)

Therefore, the open-loop gain of the voltage controller will be Gol = GoCv, where Cv =
Pov+(Iov/s). Pov and Iov are the voltage controller proportional and integral gains, respectively.
They can be selected based on the perfect pole-zero cancellation technique. To get the
overshoot-free response and the minimum settling time, for n = 3, Pov = 0.004 and Iov = 0.56 are
selected, which give the rise time = 0.013 s and the settling time = 0.029 s with the voltage
control loop bandwidth 29.3 Hz. The circuit parameters are listed in Table 8.1 in section 8.6.
From (8.26), the sensitivity function to the load-disturbance can be derived as
vo
1
=
vo ( dis ) (1 + CPn Go ) 1 + CP( n−1) Go

(

)

(1 + C

P1

Go )(1 + Cv Go )

(8.29)

Based on (8.29), Fig. 8.4(a) is generated with Cp1 = Cp2 = … = Cpn = 0.35, which shows the
disturbance attenuation performance of the proposed MLDRC. The controller shows a high
sensitivity to the load-disturbance if DRL is not utilized. However, the application of the DRL
can significantly decrease the sensitivity to disturbance as well as increase the disturbance
attenuation range. This attenuation range can be increased by increasing the number of DRLs.
Fig. 8.4(b) shows that the attenuation range can also be increased by increasing Cp1. However,
high attenuation cannot be achieved by increasing only Cp1. Moreover, increasing the Cp1
increases the DRL bandwidth, which may cross the Nyquist stability limit and may lead to
instability.
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Fig. 8.4. Sensitivity analysis of the proposed MLDRC with: (a) several DRLs, fixed Cp1 and (b) a single DRL, different
Cp1.

8.5 Proposed
Controller

Decoupled

Multi-loop

Power-Mismatch

Mitigation

To mitigate the effect of LPM in the HFML, a dedicated decoupled MPMMC is proposed in
this chapter. The proposed MPMMC architecture is developed by an improved decoupling
mechanism. Based on this, two MPMMC architectures can be developed. The first MPMMC
requires ‘n–1’ control loops for n grid-side AHBCs, whereas the second MPMMC needs ‘n’
control loops. Both MPMMCs can balance the power-transfer in the AHBCs. However, the
relevant performance comparisons reveal that the MPMMC with ‘n’ control loops demonstrate
a superior control performance compared with the one with ‘n–1’ control loops, which will be
discussed in this section.
8.5.1 Decoupled MPMMC with ‘n – 1’ control loops
From (8.8) and (8.11), the power-flow to the dc-port and the dc-port voltage relations in
terms of the corresponding duty signals can be expressed as (8.30).
 p1o    g
 p  
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0
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where  g = N oVoVx (1 − 2 Dxo ) and v = N oVo Z o (1 − 2 Dxo ) . The power and voltage signals are coupled with
2 N x f sw Lxo

2 N x f sw Lxo

the duty signals. Therefore, for the decoupling, (8.30) can be written in its canonical form as
(8.31).
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From (8.32), the decoupled control signals can be derived as (8.33).
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(8.33)

Based on (8.33), the decoupled MPMMC architecture with ‘n–1’ control loops is developed, as
shown in Fig. 8.5.

Fig. 8.5. Decoupled MPMMC with ‘n – 1’ control loops.

8.5.2 Decoupled MPMMC with ‘n’ control loops
The MPMMC with ‘n–1’ loops presents some balancing issues in handling the LPM. To
tackle those issues, in this chapter, an improved MPMMC with ‘n’ control loops is developed.
To construct the MPMMC architecture, (8.30) can be modified as:
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(8.34)

where Δdo is the duty control signal generated from the proposed MLDRC. For the complete
decoupling, (8.34) can be expressed in a canonical form as (8.35).
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(8.36)

From (8.36), the decoupled control signals can be derived as:
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Based on (8.37), the decoupled MPMMC architecture with ‘n’ control loops can be
implemented, as shown in Fig. 8.6.

Fig. 8.6. Improved decoupled MPMMC with ‘n’ control loops.

Fig. 8.7. ±30% LPM mitigation performances of the MPMMCs with: (a) ‘n–1’ control loops and (b) ‘n’ control loops.

143

8.5.3 Performance comparisons of the MPMMCs with ‘n–1’ and ‘n’ control loops
The control performances of the MPMMCs under ±30% LPM for n = 3 is shown in Fig. 8.7.
The power-mismatch mitigation can be ensured by balancing the HFML currents ih1, ih2, and
ih3, as the dc-link voltages are assumed to be balanced. For the fair comparison, for both cases,
the controller parameters are kept to be the same, i.e. the proportional and integral gains are Pop
= 3×10–4 and Iop = 0.04, respectively. Fig. 8.7(a) shows that the MPMMC with ‘n–1’ loops takes
75.7 ms to reach a steady-state with a poor reference tracking performance. Moreover, ih1 faces
a large overshoot, and ih2 and ih3 face a momentary backflow under the LPM. On the other hand,
Fig. 8.7(b) shows that with the improved MPMMC with ‘n’ control loops, the MPMMC reaches
steady-state at 47.3 ms with an excellent reference tracking capability. Moreover, the currents
do not experience any large overshoot and a momentary backflow of power under LPM.

8.5.4 Safe operating area of the proposed MPMMC
The proposed MPMMC should be operated within an SOA. The SOA corresponds to the
LPM limit. In this SOA, the proposed MPMMC will effectively mitigate the LPM effect and
does not affect the MLDRC dynamics. A control law is established to define the SOA. From
(8.6) and (8.9), in a balanced steady-state condition, it can be expressed as:
nd o (1 − d o )
Lro

n

=

d xo (1 − d xo )
Lxo

x =1
xo

(8.38)

where Lro is the reference leakage parameter of the HFML at the balanced condition. Due to
the existence of the LPM, Lxo ≠ Lro and dxo ≠ do. Therefore, (8.38) can be modified as:

d o (1 − d o )
Lro

=

(d

o

 d xo ) 1 − ( d o  d xo ) 
Lro  Lxo

(8.39)

which can be further simplified by following the binomial- identity as:

 Lxo 
d o (1 − d o ) = ( d o  d xo ) 1 − ( d o  d xo )  1

Lro 


(8.40)

Because of ΔdxoΔLxo  0, (8.40) can be written after some manipulations as (8.41).

d xo =

d o (1 − d o )
Lro (1 − 2d o )

Lxo

(8.41)

In any LPM scenario, the duty signal should follow the conditions 0 < do–Δdxo ≤ do, or do <
do+Δdxo ≤ 1, which can also be expressed as 0 < Δdxo ≤ do, or 0 < Δdxo ≤ 1 – do, respectively.
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Therefore, using (8.41), a control law can be established and expressed in (8.42) for –ΔLxo and
+ΔLxo, respectively.

0  Lxo 

L (1 − 2d o )
Lro (1 − 2d o ) and
0  Lxo  ro
do
(1 − do )

(8.42)

If the LPM falls in the region of (8.42), the proposed MPMMC can successfully balance the
power and ensure a fully decoupled operation with the MLDRC under the LPM condition.

Table 8.1 Simulation Parameters
Parameter
Nominal power
Nominal dc-port voltage, Vo
Nominal load, Zo
Number of AHBCs, n+1
Output capacitor, Co
Nominal dc-link voltages, V1 = V2 =…= Vn
dc-link capacitances, C1 = C2 =…= Cn
Nominal leakage inductances, L1 =…= Ln, Lo
Nominal leakage resistances, R1 =…= Rn, Ro
Number of winding turns, N1 =…= Nn, No
Switching frequency, fsw

Values
1.0 kW
100 V
9.89 Ω
4
500 μF
150 V
750 μF
73.2 μH, 32 μH
0.18 Ω, 0.07 Ω
25, 17
20 kHz

8.6 Simulation Results
To test the performance of the proposed MLDRC and MPMMC, simulations are carried out
for a 1.0 kW, 100 V ECU with the parameters listed in Table 8.1.

8.6.1 Load disturbance rejection and voltage regulation of the proposed MLDRC
To test and compare the performance of the proposed MLDRC, at first a voltage controller
is designed without any DRL. The controller parameters Pov = 0.004 and Iov = 0.56 are selected
such that the dc-port voltage can be controlled without any voltage-overshoot and with
minimum settling time. Fig. 8.8 shows the control performance of the controller without any
DRL under considerable load variation. During 0.1–0.2 s, due to 140% load, vo experiences a
13.18% voltage-undershoot and it takes 78.9 ms to reach steady-state. Moreover, during 0.3–
0.4 s, due to 30% load, the vo experiences a 26.4% voltage-overshoot and it takes 60.7 ms to
reach the stable point. Fig. 8.8 shows that the controller without any DRL shows a very slow
dynamic response. Therefore, this controller is not suitable for plug-n-play connectivity or
pulsed-power applications, where the load can change abruptly.
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Fig. 8.8. Voltage control and load-disturbance rejection performance of the traditional PI controller.

Fig. 8.9. Voltage control and load-disturbance rejection performance of the proposed MLDRC with a single DRL: (a)
with varying control parameters of the DRL and (b) with the optimal controller response.

Fig. 8.10. Transient performance of the proposed MPMMC under a, LPM scenario, where ΔL1 = – 20% L1: (a) average
HFML currents, (b) output dc-port voltage, and (c) HFML currents at three different regions.

The performance of the proposed MLDRC in attenuating the load-disturbance is shown in
Fig. 8.9. For this particular application, a single DRL is sufficient to attenuate any significant
load-disturbance. Fig. 8.9(a) shows with similar PI parameters, the inclusion of DRL in the
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MLDRC significantly improves the control dynamics. The attenuation capability increases with
the increase of DRL controller gain Cp1. The selection of Cp1 will depend on the conditions
already mentioned in Section 8.4. With the circuit parameters in Table 8.1, Cp1 = 0.35 gives the
best performance in terms of the load-disturbance attenuation with 140 and 30% loads with
very fast dynamics. Fig. 8.9(b) shows that the disturbance can be suppressed in less than 10 ms
without any considerable voltage-overshoot or –undershoot.

8.6.2 The power-mismatch mitigation of the MPMMC
Fig. 8.10 illustrates the results before and after the activation of the proposed MPMMC under
an LPM condition when ΔL1 = – 20% L1, ΔL2 = ΔL3 = 0, i.e., the leakage inductance of winding
‘1’ of the HFML is reduced by 20%. Therefore, ih1 will increase and, ih2 and ih3 will decrease
to keep the total current as well as the total power constant, as the dc-link voltages of the MDDS
are constant. The ECU is operated without the MPMMC until 0.05 s. At 0.05 s, the proposed
MPMMC is activated and the currents, as well as the powers, become balanced within 0.04 s,
as shown in Fig. 8.10(a). It is to be noted that according to (8.42), the LPM falls in the SOA of
the controller. Therefore, it presents a stable performance and does not affect the MLDRC
dynamics, as shown in Fig. 8.10(b). Three distinct regions are identified in Fig. 8.10(c), where
‘Region 1’ corresponds to the currents before the activation of the MPMMC, where ih1 is
increased and does not match ih2 and ih3 due to the LPM effect. ‘Region 2’ demonstrates the
ML currents at the activation instant of the MPMMC. im1 tends to distort at that time and the
mismatch increases among ih1, ih2, and ih3. However, the MPMMC balances the current as well
as the power within 0.04 s, as shown in ‘Region 3’.

Fig. 8.11. Performance of the proposed MPMMC in different LPM scenarios, where ΔL1 = – 20% L1, ΔL2 = – 30% L2,
and ΔL3 = + 20% L3: (a) average HFML currents, (b) duty signals, and (c) dc-port voltage. For an extreme LPM
scenario, where ΔL1 = – 80% L1, ΔL2 = – 10% L2, and ΔL3 = + 80% L3: (d) average HFML currents, (e) duty signals,
and (f) dc-port voltage.
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Another LPM case is considered for ΔL1 = – 20% L1, ΔL2 = – 30% L2, and ΔL3 = + 20% L3,
as shown in Fig. 8.11(a). Fig. 8.11(b) illustrates how the corresponding duty signals are shifted
to keep the power balanced. The MPMMC will operate in the SOA, according to (8.42). The
controller strictly balances the current as well as the power and does not exert any considerable
effect on the dc-port voltage, as shown in Fig. 8.11(c). The power balance performance is also
tested under an extremely abnormal LPM situation, when ΔL1 = – 80% L1, ΔL2 = – 10% L2, and
ΔL3 = + 80% L3. This LPM condition is highly unlikely in practical cases. In this condition, the
MPMMC will operate outside the SOA. Therefore, high oscillations can be observed in the ML
currents and in the corresponding duty signals, as depicted in Figs. 8.11(d) and (e), respectively.
Moreover, the MLDRC dynamics will be affected in this LPM scenario. Fig. 8.11(f) shows that
vo experiences a voltage-undershoot of 16.72% and it takes 50.22 ms to reach steady-state due
to this abnormal LPM condition.

8.7 Experimental Evaluations
A laboratory prototype of the ECU shown in Fig. 8.12 is developed based on the parameters
listed in Table 8.1. The proposed MLDRC and MPMMC are implemented using the dSPACE
MicroLabBox-based embedded platform. The platform has a Xilinx Kintex-7 XC7K325T
FPGA, which is programmed with the real-time interface (RTI) FPGA programming block sets.
The ac-dc stage of the ECU is developed by cascading three Semikron Si IGBT modules
SK30GH123. As a power supply, AMETEK CSW5550 programmable power source is used.
A 4.5 kW, 350 V Chroma programmable electronic load is utilized to test the load-disturbance
rejection performance of the proposed MLDRC. The ML is developed in the laboratory using
the nanocrystalline material. The inner and outer diameters and the height of the ML are 7.4
cm, 12 cm, and 3 cm, respectively. All AHBCs of the MDDS are made using C2M0080120D
SiC MOSFET and operated at 20 kHz frequency.

Fig. 8.12. A photograph of the experimental setup.

148

Fig. 8.13 compares the performances of the proposed MLDRC with the traditional controller
without any DRL. Without any DRL in the voltage controller, sudden load changes from 100%
to 140% and from 100% to 30% generate considerable voltage-undershoot (17%) and overshoot (25%), as shown in Figs. 8.13(a) and (b), respectively. On the contrary, with the
proposed MLDRC, the load change effects are nearly negligible, as demonstrated in Figs.
8.13(c) and (d). Due to this excellent performance, with the proposed MLDRC, the dc-port of
the ECU will be highly suitable to facilitate plug-n-play connectivity of several sophisticated
loads and electric vehicles.

Fig. 8.13. Disturbance rejections of the controller without the DRL in: (a) 140% load and (b) 30% load. Disturbance
rejections of the proposed MLDRC in: (c) 140% load and (d) 30% load.

For the experimental evaluation of the proposed MPMMC, the performance of the controller
is tested for an LPM scenario, where ΔL2= + 13.67% L2 and ΔL3= + 24.59% L3, approximately.
This LPM in the HFML is created by connecting auxiliary inductors to the HFML windings.
Due to the LPM, without any MPMMC, the HFML currents, as well as the power in the gridside AHBCs, will not be similar, as shown in Fig. 8.14(a). In Fig. 8.14(a), three distinct timeregions are selected. Regions 1, 2, and 3 correspond to the duration without the MPMMC, the
activation instant of the MPMMC, and the duration with the MPMMC, respectively. Fig.
8.14(b) shows the zoomed view of ‘Region 1’ without the MPMMC, where unbalanced power
flows due to the LPM. Fig. 8.14(c) demonstrates the ML currents at the activation instant of
the MPMMC in ‘Region 2’, where momentary mismatches and distortions among ih1, ih2, and
ih3 can be noticed. However, the proposed MPMMC can mitigate the current mismatches as
well as balance the power within 35.2 ms, as shown in Figs. 8.14(d) (‘Region 3’) and 8.14(e).
The proposed MPMMC under the considered LPM scenario does not affect the MLDRC
dynamics, as shown in Fig. 8.14(f), as the MPMMC is operated in the SOA.
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Fig. 8.14. Dynamic performance of the proposed MPMMC for ΔL2 = + 13.67% L2 and ΔL3 = + 24.59% L3: (a) HFML
currents, (b) HFML currents at ‘Region 1’, (c) HFML currents at ‘Region 2’, (d) HFML currents at ‘Region 3’, (e)
average HFML currents, and (f) output HFML current with dc-port voltage.

8.8 Summary
This chapter proposes a new MLDRC and an improved decoupled MPMMC architecture for
an isolated multi-port two-stage ECU. The proposed MLDRC can incorporate multiple
disturbance rejection loops to achieve an excellent load-disturbance attenuation performance.
The sensitivity analysis shows that the disturbance attenuation range can be expanded
significantly by increasing the number of disturbance rejection loops. Moreover, the proposed
MPMMC improves the reference-tracking scenario and effectively balances the power under
the LPM in the HFML windings. The decoupled MPMMC architecture does not interact with
the dynamics of the MLDRC even under an LPM condition when it is operated in the suggested
controller safe operating area. The extensive simulation and practical results validate the
excellent performance of the proposed controllers, which enable the ECU to become a potential
solution for a hot-swap interface for electric vehicles, renewable energy and storage integration,
and pulsed-power applications.
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Chapter 9
Conclusions and Future Research Directions
The thesis has designed, modelled, developed, and tested the multiport magnetic linked converter
and the magnetic linked multilevel converter for the grid integration of renewable energy sources
with comprehensive multi-loop coordinated controller architecture. The newly developed multiport
magnetic linked converter-based solid-state transformer and relevant control theories are
implemented in the laboratory test platform. The results are found to be very promising in
overcoming the grid integration issues of the distributed energy resources and improving the grid
power quality. In this chapter, the general conclusions of the thesis are summarized and future
research directions are presented.

9.1 Concluding Remarks
A systematic literature review on the grid integration techniques of the distributed energy
resources with the magnetic linked converter was carried out with the relevant research problems,
research motivations, research objectives, and research contributions as clarified in Chapter 1.

Chapter 2 covers the detailed procedure of optimizing, developing, and characterizing a high
frequency magnetic link for the magnetic linked converter in a laboratory environment. Advanced
magnetic materials, like amorphous and nanocrystalline magnetic materials, are selected for the
development of the core of the magnetic link due to their high saturation flux density and low
specific core loss characteristics. Systematic shape optimization is carried out based on the transient
electromagnetic performance in the ANSYS software and a human-machine intervened genetic
algorithm is applied for the size optimization of the core. The availability of the magnetic materials
(especially the size of the ribbon) and the complexity to design the core in the laboratory are also
considered to select a suitable core shape and size. Two prototype cores are developed with
amorphous and nanocrystalline magnetic materials in the laboratory-based on the results found from
the optimization procedure. After that, the cores are characterized with different high-frequency
non-sinusoidal excitations and hysteresis loss characteristics of the cores are identified, which take
into account the dead-band effect of the high-frequency inverter. The performances of the cores are
also tested under multi-input excitations to interconnect multiple renewable sources efficiently and
compactly. It is observed that the effect of the voltage amplitude change is less than those from the
frequency and phase angle change. Therefore, for unequal load sharing, the use of a small voltage
change can be used to reduce the extra currents in the excited windings due to the unbalanced
voltages.

An extensive investigation is carried out on the improved modeling and the control technique of
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the multiport magnetic linked converter in Chapter 3. The power transfer and the core saturation
characteristics of the high-frequency magnetic link are developed. An improved first-order
approximation-based average model of the multiport magnetic linked converter is developed, which
reveals the underlying voltage and power control dynamics of the converter. The controller
designing procedure in selecting suitable controller parameters becomes simple with the average
model at hand. Multiple active bridges can share a common high-frequency magnetic link in the
multiport magnetic linked converter, and flux linkage analysis shows that the power transfer
capability decreases and the core saturation probability increases with the increase of the number of
active bridges connected to the high-frequency magnetic link. Therefore, the number of active
bridges in the high-frequency magnetic link must be optimized in terms of the converter power
transfer capability and core saturation characteristics. The chapter also demonstrates the efficacy of
applying the multiport magnetic linked converter in a solid-state transformer in terms of high voltage
grid integration with better harmonic performance. The SiC-based solid-state switching
devices are used in the multiport magnetic linked converter to reduce switching loss at the high
frequency range

In Chapter 4, data-driven coordinated controller architecture is developed for a multiport
magnetic linked converter-based solid-state transformer. The proposed controller architecture
improves the grid power quality under grid voltage sag, swell, and harmonics. Moreover, with the
proposed control strategy, the SST strictly controls the dc-link voltages of the SST at the medium
voltage side and the low-voltage side under grid-voltage transient conditions. Furthermore, stable
and pollution-free grid currents are achieved even under grid voltage abnormalities. The controller
architecture is implemented in a down-scale laboratory prototype of the SST to test the performance
of the proposed controller architecture. It can be concluded that the designed multiport magnetic
linked converter-based solid-state transformer with the proposed coordinated controller architecture
will be a potential solution to realize a stable renewable rich next-generation power grid.
An improved over-modulation technique is proposed in Chapter 5 for the improved switching
performance of a magnetic linked multilevel converter in a grid-connected wind energy system.
With the proposed over-modulation technique, the overall loss of the magnetic linked multilevel
converter and the THD in the grid currents are reduced for the islanded and the grid-connected
modes compared to the traditional over-modulation techniques. Moreover, the proposed
overmodulation technique increases the voltage gain and keeps it approximately constant, which is
highly unlikely in the existing over-modulation techniques. The magnetic link generates several
isolated and balanced dc voltages for the multilevel converter from the wind energy, which
inherently solves the voltage imbalance problems in the multilevel converter. Therefore, the
controller design complexities of the system can be avoided. The switching and the conduction
losses in the solid-state switches of the multilevel converter, and the core loss of the magnetic link
are calculated to identify the overall loss of the system. The superiority of the proposed
overmodulation technique for the magnetic linked multilevel converter is validated by the
experimental results.
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A multiport magnetic bus-based novel wind-wave hybrid ocean energy technology is
proposed in Chapter 6. The multiport magnetic bus forms a magnetic linked multiport dc-dc
converter, which provides galvanic isolation between the wind energy system and the wave
energy system, and facilitates high-density power transfer with greater control functionalities.
The proposed ocean energy technology offers a co-located multipurpose single platform, where
the emerging wave energy system can be integrated with the matured wind energy system
synergistically. This co-located wind-wave technology reduces the installation and
maintenance cost and increases energy generation per array unit. The high-frequency operation
of the multiple inverter modules connected to a common high-frequency magnetic link in the
multiport converter ensures the high-density power transfer from the wave energy generator
and the compactness of the wave energy system. A damping controller is designed to extract
maximum power from the wave. Moreover, a voltage and a current controller are designed and
implemented in the multiport magnetic linked converter. The voltage controller controls the
output dc-link voltages of the wave energy converters and the current controller ensures equal
currents in the multiple ports of the multiport converter. The common dc-link voltage is
controlled by the grid-side converter of the wind energy system. The wave and the voltage
profiles are designed depending on the Archimedes wave swing-based modeling method. The
simulation and the experimental results demonstrate the potential and the feasibility of the
proposed wind-wave hybrid ocean energy technology.
Chapter 7 presents an improved voltage balancing method for a multiport magnetic linked
converter-based energy conversion unit. The unit can function as a basic building block in the
multi-module-based solid-state transformer. In this chapter, a current sensorless output voltage
regulator and individual dc-link voltage regulator for the multiport converter are proposed. The
output voltage regulator shows greater ripple suppression capability in comparison to the PI
and PIR controllers. Moreover, the proposed individual dc-link voltage regulator strictly
controls the multiple dc-link voltages of the multiport magnetic linked converter under dc-link
capacitance mismatch. Both the controllers are implemented in the multiport magnetic linked
converter to achieve high bandwidth and stability margin. The effectiveness of the proposed
controllers is validated by the simulation and experimental results.
A multi-loop load-disturbance rejection controller and a multi-loop power-mismatch
mitigation controller are proposed in Chapter 8 for a multiport magnetic linked converterbased
energy conversion unit. The proposed load-disturbance rejection controller can include
multiple control loops and the sensitivity analysis shows that the load-disturbance rejection
performance increases with the increase of the number of the control loops. Moreover, the
proposed multi-loop power-mismatch mitigation controller improves the reference tracking
performance of the controller and effectively mitigates the power mismatch in the multiport
magnetic linked converter due to the leakage parameter mismatch in the multiple windings of
the high-frequency magnetic link. Both the controllers are completely decoupled and a
controller safe operating area is also presented. The extensive simulation and practical results
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validate the excellent performance of the proposed controllers, which enable the energy
conversion unit to become a potential solution for a hot-swap interface for electric vehicles and
integration of renewable energy and storage systems.

9.2 Future Research Directions
There are several future research scopes, which can extend the research works of the thesis. The
prospective research directions are outlined below:

1) In the thesis, several voltage and power balance controllers are designed for the grid integration
of renewable energy systems with the multiport magnetic linked converter and the multiport
energy conversion units. These controllers are linear controllers and linearized theories have
been utilized for the development of the controllers. Therefore, different non-linear advanced
controllers, like model predictive controller, sliding-mode controller, and the adaptive
backstepping controller can be designed to achieve a very fast dynamic response and enhanced
stability.

2) The potential application of the multiport magnetic linked converter in the wind-wave hybrid
ocean energy technology is investigated in the thesis. Relevant voltage and current controller
architecture is proposed. However, the randomness of the wave profiles is not considered in
designing the controller. Moreover, the application of the high-value capacitors in the dc-link
of the wave energy converter greatly degrades the dynamics of the controller. Therefore, an
effective control strategy can be developed, which can handle the randomness of the wave
profiles of different amplitudes and frequencies to supply smooth power to the grid. Moreover,
certain software or hardware-based solutions can be proposed to improve the dc-link control
dynamics.
3) The thesis has demonstrated the potential application of the multiport magnetic linked converter
in the solid-state transformer for the realization of the next generation renewable rich smart
power grid. Relevant coordinated control theory and management strategy are also presented.
However, optimized demand-side management and dynamic state estimation of the zonal power
distribution systems, where several solid-state transformers need to be commissioned are still
an open area of research. The impact of rapid integration of renewable energy sources to the
power system through the solid-state transformer can be explored in a multi-bus power system.
4) The multiport magnetic linked converter-based solid-state transformer usually contains three
energy conversion stages connected in a cascaded manner for the direct integration of dc and ac
renewable sources, battery systems, and electric vehicles. In the thesis, the interactions among
the controllers of the three-stages and relevant stability analysis are carried out under grid
voltage abnormalities and load disturbances. However, there are other parameters under which
the stability of the controllers can be tested, such as the switching frequency variations, the
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sampling time of the digital signal processors, the inherent generations of the high-frequency
harmonics, and the different types of filtering circuits. A systematic impedance-based stability
analysis can be carried out to observe interaction conditions of the multi-loop controllers
designed for the solid-state transformer.
5) The thesis has demonstrated that the multiport magnetic linked converter-based solid-state
transformer has the potential to solve the grid-power quality problems in integrating renewable
sources into the grid. However, in a practical scenario, the solid-state transformer should be able
to efficiently handle several internal and external faults and should facilitate fault ride-through
capability, which has not been discussed in the thesis. Each active switch in the solid-state
transformer is a potential source of the fault and quick fault detection and isolation mechanism
can be developed to reduce the possibility of the converter failure. Certain protective gears can
be designed against several unwanted situations such as extreme overvoltage stresses on the
medium voltage side, switching transients, medium and low voltage short circuit, non-ideal
load, and overcurrent requirements. A novel online communication network-based fault
isolation system can also be developed so that the fault can be detected and isolated in the
shortest possible time.

155

Bibliography
[1]

[2]

[3]

[4]

[5]

[6]

[8]

[9]

[10]
[11]

[12]

[13]

[14]

[15]
[16]

[17]

N. Hou and Y. W. Li, “Overview and comparison of modulation and control strategies for
a nonresonant single-phase dual-active-bridge dc–dc converter,” IEEE Trans. Power
Electron., vol. 35, no. 3, pp. 3148–3172, Mar. 2020.
Q. Xu, N. Vafamand, L. Chen, T. Dragičević, L. Xie, and and F. Blaabjerg, “Review on
advanced control technologies for bidirectional dc/dc converters in dc microgrids,” IEEE
J. Emerg. Sel. Topics Power Electron., vol. 9, no. 2, pp. 1205–1221, Apr. 2021.
A. Chub, D. Vinnikov, F. Blaabjerg, and F. Z. Peng, “A review of galvanically isolated
impedance-source dc–dc converters,” IEEE Trans. Power Electron., vol. 31, no. 4, pp.
2808–2828, Apr. 2016.
X. She, X. Yu, F. Wang, and A. Q. Huang, “Design and demonstration of a 3.6-kV–120V/10-kVA solid-state transformer for smart grid application,” IEEE Trans. Power
Electron., vol. 29, no. 8, pp. 3982–3996, Aug. 2014.
G. Ortiz, J. Biela, J. W. Kolar, “Optimized design of medium frequency transformers with
high isolation requirements,” Proc.36th IEEE Ind. Electron. Society Conf., IECON, pp.
631-638, Nov. 2010.
W.G. Hurley, W. H. Wöfle, J. G. Breslin, “Optimized transformer design: Inclusive of
high-frequency effects,” IEEE Trans. Power Electron., vol. 13, no. 4, pp. 651-659, July
1998.
R.W.A.A. De Doncker, D.M. Divan, M.H. Kheraluwala, “A three-phase soft-switched
high power density DC/DC converter for high-power applications,” IEEE Trans. Ind.
Appl., vol. 27, no. 1, pp. 63 73, Jan./Feb. 1991.
R. Garcia, A. Escobar-Mejia, K. George, J.C. Balda, “Loss comparison of selected core
magnetic materials operating at medium and high frequencies and different excitation
voltages,” Proc. of the Power Electronics for Distributed Generation Systems, PEDG
2014, pp. 1-6, June 2014.
Ferroxcube, “Soft ferrites and accessories data handbook 2013,” [Online]. Available:
http://www.ferroxcube.com/FerroxcubeCorporateReception/datasheet/FXC_HB2013.pdf
N. Soultau, H. Stagge, R. W. De Doncker, O. Apeldoorn, “Development and
demonstration of a medium-voltage high-power DC-DC converter for DC distribution
systems,” Proc. 5th IEEE Int. Symp. Power Electron. Distri. Gen. Syst., pp. 1-8, June 2014.
M. R. Islam, Y. Guo, and J. Zhu, “A high-frequency link multilevel cascaded mediumvoltage converter for direct grid integration of renewable energy systems,” IEEE Trans.
Power Electron., vol. 29, no. 8, pp. 4167–4182, Aug 2014.
M. R. Islam, Y. Guo, and J. Zhu, “A multilevel medium-voltage inverter for step-uptransformer-less grid connection of photovoltaic power plants,” IEEE J. Photovoltaics,
vol. 4, no. 3, pp. 881–889, 2014.
S. Dutta, and S.R.S. Bhattacharya, “Integration of multi-terminal DC to DC hub
architecture with solid state transformer for renewable energy integration,” IEEE Energy
Conv. Cong. Expo., 2013, pp. 4793-4800
J.L. Duarte, M. Hendrix, and M.G. Simoes, “Three-port bidirectional converter for hybrid
fuel cell systems,” IEEE Trans. Power Electron., vol. 22, no. 2, pp. 480-487, March 2007.
H. Tao, J.L. Duarte, and H.A.M. Hendrix, “Three-port triple-half-bridge bidirectional
converter with zero-voltage switching,” IEEE Trans. Power Electron., vol. 23, no. 2, pp.
782-792, March 2008.
H.S. Krishnamoorthy, D. Rana, P. Garg, P.N. Enjeti, and I.J. Pitel, “Wind turbine
generator-battery energy storage utility interface converter topology with medium
frequency transformer link,” IEEE Trans. Power Electron., vol. 29, no. 8, pp. 4146-4155,
August 2014

156

[18]

[19]

[20]
[21]
[22]
[23]
[24]
[25]
[26]

[27]

[28]
[29]
[30]

[31]
[32]
[33]
[34]
[35]
[36]
[37]
[38]
[39]

A. Prasai, H. Chen, and D. Divan, “Dyna-C: a topology for a bi-directional solidstate
transformer,” IEEE Applied Power Electronics Conference and Exposition, 2014, pp.
1219-1226
M. Amirabadi, H.A. Toliyat, and W.C. Alexander, “A multiport AC link PV inverter with
reduced size and weight for stand-alone application,” IEEE Trans. Ind. Appl., vol. 49, no.
5, pp. 2217-2228, September 2013
E. R. Ronan, S. D. Sudhoff, S. F. Glover and D. L. Galloway, “A Power Electronic Based
Distribution Transformer”, IEEE Trans. Power Delivery, vol. 17, pp. 537–543, Apr. 2002.
W. McMurray, “Power converter circuits having a high-frequency link,” U.S. Patent
3517300, June 23, 1970
J. L. Brooks, “Solid state transformer concept development,” in Naval Material Command.
Port Hueneme, Civil Eng. Lab, Naval Construction Battalion Center, 1980
“Proof of the principle of the solid-state transformer and the AC/AC switchmode
regulator,” San Jose State Univ., San Jose, CA, EPRI TR-105 067, 1995.
K. Harada, F. Anan, K. Yamasaki, etc. “Intelligent transformer”, Conf. Rec. of IEEE
PESC, vol.2, pp. 1337-1341, 2006.
M. Kang, P. N. Enjeti, and I. J. Pitel, “Analysis and design of electronic transformers for
electric power distribution system,” Conf. Proc. IEEE/IAS Annu. Meeting., Oct. 1997
D. Wang, C. Mao, J. Lu, S. Fan, and F. Peng, “Theory and application of distribution
electronic power transformer, ” Electric Power System Research Journal, vol.77, no. 3–4,
pp. 219 - 226, March 2007
H.Q.S. Dang, A. Watson, J. Clare, P. Wheeler, S. Kenzelmann, Y. R. de Novaes, and A.
Rufer, “Advanced Integration of Multilevel Converters into Power System,” IEEE IECON
2008, pp.3188 – 3194
H. Iman-Eini, J. Schanen, S. Farhangi, J. Barbaroux, and J. Keradec, “A power electronic
based transformer for feeding sensitive loads,” IEEE PESC 2008, pp. 2549–2555.
S. Ratanapanachote, “Applications of an electronic transformer in a power distribution
system”, Ph.D Dissertation, Texas A&M University, 2004.
J.-S. Lai, A. Maitra, A. Mansoor and F. Goodman, “Multilevel Intelligent Universal
Transformer for Medium Voltage Applications”, Conf. Rec. IEEE/IAS Annu. Meeting. vol.
3, pp: 1893–1899, Oct, 2005.
Electric Power Research Institute, “Feasibility Assessment for Intelligent Universal
Transformer”, Technical report, Dec 2002
Electric Power Research Institute, “Development of a New Multilevel Converter-Based
Intelligent Universal Transformer: Design Analysis”, Technical report, March 2004.
J.-S. Lai, A. Mansoor, A. Maitra, and F. Goodman, “Multilevel converter based intelligent
universal transformer”, U.S. Patent 2006/0221653 A1, 2006.
J.-S. Lai, A. Mansoor, A. Maitra, and F. Goodman, “Multifunction hybrid intelligent
universal transformer”, U.S. Patent 6954366, 2005.
C. W. Edwards, “Neutral point connected apparatus providing compensation to an AC
power line”, U.S. Patent 5984173, 1999.
L. Heinemann and G. Mauthe, “The universal power electronics based distribution
transformer, an unified approach,” Proc. IEEE PESC, 2001, vol. 2, pp. 504–509.
S. Falcones, X. Mao, and R. Ayyanar, “Topology Comparison for Solid State Transformer
Implementation,” Proc. IEEE PES general meeting, 2010, pp. 1–8.
H. S. Qin and J. W. Kimball, “Ac-ac dual active bridge converter for solid state
transformer,” Proc. IEEE ECCE, 2009, pp. 3039–3044
A. Abedini and T. Lipo, “A novel topology of solid state transformer,” Proc. PEDSTC.,
2010, pp. 101–105

157

[40]

[41]
[42]

[43]

[44]
[45]

[46]
[47]

[48]
[49]
[50]

[51]

[52]

[53]

[54]

[55]

[56]

[57]

K. K. Mohapatra and N. Mohan, “Matrix converter fed open-ended power electronic
transformer for power system application,” Proc. IEEE PES general meeting, 2008, pp.
1–6.
H. Mirmousa and M. R. Zolghadri, “A Novel Circuit Topology for Three-Phase FourWire
Distribution Electronic Power Transformer,” Proc. IEEE PEDS, 2007, pp. 1215–1222
M. Sabahi, A. Y. Goharrizi, S. Member, S. Hossein, M. Bagher, B. Sharifian, G. B.
Gharehpetian, and S. Member, “Flexible Power Electronic Transformer,” IEEE Trans.
Power Electron., vol. 25, no. 8, pp. 2159–2169, 2010
P. Drábek, M. Pittermann, and M. Cédl, “New Configuration of Traction Converter With
Medium-Frequency Transformer Using Matrix Converters,” IEEE Trans. Ind. Electron.,
vol. 58, no. 11, pp. 5041–5048, 2011
N. Hugo, P. Stefanutti, M. Pellerin, and A. Akdag, “Power Electronics Traction
Transformer,” in Proc. EPE, 2007, pp. 1–10
M. Carpita, M. Marchesoni, M. Pellerin, and D. Moser, “Multilevel Converter for Traction
Applications: Small-Scale Prototype Tests Results,” IEEE Trans. Ind. Electron, vol. 55,
no. 5, pp. 2203–2212, May 2008
M. Glinka and R. Marquardt, “A New AC / AC Multilevel Converter Family,” IEEE
Trans. Ind. Electron., vol. 52, no. 3, pp. 662–669, 2005
M. Sabahi, S. H. Hosseini, M. B. Sharifian, A. Y. Goharrizi, and G. B. Gharehpetian,
“Zero-voltage switching bi-directional power electronic transformer,” IET Power
Electronics, vol. 3, no. 5, pp. 818–828, 2010
M. R. Banaei and E. Salary, “Power Quality Improvement Based on Novel Power
Electronic Transformer,” in Proc. PEDSTC, 2011, no. 401, pp. 286–291.
J. Rodríguez, J. Lai, and F. Z. Peng, “Multilevel Inverters : A Survey of Topologies ,
Controls , and Applications,” IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, 2002
S. Bifaretti, P. Zanchetta, A. Watson, L. Tarisciotti, and J. C. Clare, “Advanced Power
Electronic Conversion and Control System for Universal and Flexible Power
Management,” IEEE Trans. Smart Grid, vol. 2, no. 2, pp. 231–243, 2011
T. Zhao, L. Yang, J. Wang, and A. Q. Huang, “270 kVA Solid State Transformer Based
on 10 kV SiC Power Devices,” IEEE Electric Ship Technologies Symposium, pp. 145–
149, May 2007
G. Wang, S. Baek, J. Elliott, A. Kadavelugu, F. Wang, X. She, S. Dutta, Y. Liu, T. Zhao,
W. Yao, R. Gould, S. Bhattacharya, and A. Q. Huang, “Design and hardware
implementation of Gen-1 silicon based solid state transformer,” Proc. IEEE APEC, 2011,
pp. 1344–1349.
D. Grider, M. Das, A. Agarwal, J. Palmour, S. Leslie, J. Ostop, R. Raju, M. Schutten, and
A. Hefner, “10 kV/120 A SiC DMOSFET half H-bridge power modules for 1 MVA solid
state power substation,” Proc. IEEE Electric Ship Tech. Symp., 2011, pp. 131–134
D. Dujic, C. Zhao, A. Mester, J. K. Steinke, M. Weiss, S. Lewdeni-schmid, T. Chaudhuri,
and P. Stefanutti, “Power Electronic Traction Transformer-Low Voltage Prototype,” IEEE
Trans. Power Electron., vol. 28, no. 12, pp. 5522–5534, 2013
P. Drábek, M. Pittermann, and M. Cédl, “New Configuration of Traction Converter With
Medium-Frequency Transformer Using Matrix Converters,” IEEE Trans. Ind. Electron.,
vol. 58, no. 11, pp. 5041–5048, 2011.
M. Carpita, M. Marchesoni, M. Pellerin, and D. Moser, “Multilevel Converter for Traction
Applications: Small-Scale Prototype Tests Results,” IEEE Trans. Ind. Electron, vol. 55,
no. 5, pp. 2203–2212, May 2008.
D. Dujic, C. Zhao, A. Mester, J. Steinke, M. Weiss, S. Lewdeni-Schmid, T. Chaudhuri,
and P. Stefanutti, “Power Electronic Traction Transformer – Low Voltage Prototype,”
IEEE Trans. Power Electron., vol. 1, no. 1, pp. 1–12, 2013.

158

[58]

[59]
[60]

[61]
[62]

[63]

[64]

[65]

[66]

[67]

[68]

[69]

[70]

[71]

[72]

[73]

S. H. Hosseini, M. B. B. Sharifian, M. Sabahi, a. Y. Goharrizi, and G. B. Gharehpetian,
“Bi-directional power electronic transformer based compact dynamic voltage restorer,”
IEEE PES general meeting, 2009, pp. 1–5.
S. Devassy and B. Singh, “Design and Performance Analysis of Three-Phase Solar PV
Integrated UPQC,” IEEE Trans. Ind. Appl., vol. 54, no. 1, pp. 73-81, Jan.-Feb. 2018.
S. Bala, D. Das, E. Aeloiza, A. Maitra, and S. Rajagopalan, “Hybrid distribution
transformer: Concept development and field demonstration,” Proc. IEEE ECCE, pp.
4061–4068, Sep. 2012.
P. Tatcho, Y. Jiang, and H. Li, “A Novel Line Section Protection for the FREEDM System
based on the Solid State Transformer,” Proc. IEEE PES general meeting, 2011, pp. 1–8.
X. She, A.Q. Huang, F. Wang, and R. Burgos, “Wind energy system with integrated
functions of active power transfer, reactive power compensation, and voltage conversion,”
IEEE Trans. Ind. Electron., vol. 60, no.10, pp. 4512- 4524, October 2013.
M. A. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, “Circuit topologies,
modeling, control schemes, and applications of modular multilevel converters,” IEEE
Trans. Power Electron., vol. 30, no. 1, pp. 4–17, 2015
H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, “Medium-voltage multilevel
converters—State of the art, challenges, and requirements in industrial applications,”
IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2581–2596, 2010.
M. Marchesoni, M. Mazzucchelli, and S. Tenconi, “A non conventional power converter
for plasma stabilization,” Proc. Power Electron. Spec. Conf., vol. 1, April 1988, pp. 122–
129.
J. I. Leon, S. Kouro, S. Vazquez, R. Portillo, L. G. Franquelo, J. M. Carrasco, and J.
Rodriguez, “Multidimensional modulation technique for cascaded multilevel converters,”
IEEE Trans. Ind. Electron., vol. 58, no. 2, pp. 412–420, Feb 2011.
J. I. Leon, S. Kouro, L. G. Franquelo, J. Rodriguez, and B. Wu, “The essential role
and the continuous evolution of modulation techniques for voltage-source inverters
in the past, present, and future power electronics,” IEEE Trans. Ind. Electron.,
vol. 63, no. 5, pp. 2688–2701, May 2016.
S. Rivera, S. Kouro, B. Wu, S. Alepuz, M. Malinowski, P. Cortes, and J. Rodriguez,
“Multilevel direct power control—A generalized approach for grid-tied multilevel
converter applications,” IEEE Trans. Power Electron., vol. 29, no. 10, pp.
5592–5604, Oct 2014
V. Pala et al., “10 kV and 15 kV silicon carbide power MOSFETs for next-generation
energy conversion and transmission systems,” in Proc. IEEE Energy Conversion
Congress and Exposition (ECCE), Pittsburgh, PA, 2014, pp. 449–454
A. Kadavelugu et al., “Characterization of 15 kV SiC n-IGBT and its application
considerations for high power converters,” in Proc. IEEE Energy Conversion Congress
and Exposition, Denver, CO, 2013, pp. 2528–2535.
H. Akagi and R. Kitada, “Control and Design of a Modular Multilevel Cascade BTB
System Using Bidirectional Isolated DC/DC converters,” IEEE Trans. Power Electron.,
vol. 26, no. 9, pp. 2457–2464, Sep. 2011
L. Wang, D. Zhang, Y. Wang, B. Wu and H. S. Athab, “Power and Voltage Balance
Control of a Novel Three-Phase Solid-State Transformer Using Multilevel Cascaded HBridge Inverters for Microgrid Applications,” IEEE Trans. Power Electron., vol. 31, no.
4, pp. 3289-3301, April 2016.
T. Zhao, G. Wang, S. Bhattacharya and A. Q. Huang, “Voltage and Power Balance Control
for a Cascaded H-Bridge Converter-Based Solid-State Transformer,” IEEE Trans. Power
Electron., vol. 28, no. 4, pp. 1523-1532, April 2013.

159

[74]

[75]

[76]

[77]

[78]

[79]

[80]

[81]

[82]

[83]

[84]

[85]

[86]

[87]

[88]

[89]

J. Shi, W. Gou, H. Yuan, T. Zhao and A. Q. Huang, “Research on voltage and power
balance control for cascaded modular solid-state transformer,” IEEE Trans. Power
Electron., vol. 26, no. 4, pp. 1154-1166, April 2011.
M. R. Islam, G. Lei, Y. Guo, and J. Zhu, “Optimal design of high-frequency magnetic
links for power converters used in grid-connected renewable energy systems,” IEEE
Trans. Magnetics, vol. 50, no. 11, pp. 1–4, Nov. 2014, Art no. 2006204.
W. Shen, F. Wang, D. Boroyevich, and C. W. Tipton, “Loss characterization and
calculation of nanocrystalline cores for high-frequency magnetics applications,” IEEE
Trans. Power Electron., vol. 23, no. 1, pp. 475–484, Jan. 2008.
J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, “Improved core-loss calculation for
magnetic components employed in power electronic systems,” IEEE Trans. Power
Electron., vol. 27, no. 2, pp. 964–973, Feb. 2012.
I. Villar, U. Viscarret, I. Etxeberria-Otadui, and A. Rufer, “Global loss evaluation methods
for nonsinusoidally fed medium-frequency power transformers,” IEEE Trans. Ind.
Electron., vol. 56, no. 10, pp. 4132–4140, Oct. 2009.
J. Reinert, A. Brockmeyer, and R. W. A. A. De Doncker, “Calculation of losses in ferroand ferrimagnetic materials based on the modified Steinmetz equation,” IEEE Trans. Ind.
Appl., vol. 37, no. 4, pp. 1055–1061, July-Aug. 2001.
R. W. A. A. De Doncker, D. M. Divan, and M. H. Kheraluwala, “A threephase softswitched high-power-density dc/dc converter for high-power applications,” IEEE Trans.
Ind. Appl., vol. 27, no. 1, pp. 63–73, Jan./Feb. 1991.
L. F. Costa, G. Buticchi, and M. Liserre, “Quad-active-bridge dc–dc converter as crosslink for medium-voltage modular inverters,” IEEE Trans. Ind. Appl., vol. 53, no. 2, pp.
1243–1253, Mar./Apr. 2017.
Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, “Power balance optimization of
cascaded H-bridge multilevel converters for large-scale photovoltaic integration,” IEEE
Trans. Power Electron., vol. 31, no. 2, pp. 1108–1120, Feb. 2016
J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, “Multilevel voltage-sourceconverter topologies for industrial medium-voltage drives,” IEEE Trans. Ind. Electron.,
vol. 54, no. 6, pp. 2930–2945, Dec. 2007
X. She, A. Q. Huang, and R. Burgos, “Review of solid-state transformer technologies and
their application in power distribution systems,” IEEE J. Emerg. Sel. Topics Power
Electron., vol. 1, no. 3, pp. 186–198, Sep. 2013.
M. R. Islam, K. M. Muttaqi, D. Sutanto, and J. G. Zhu, “Design and implementation of
amorphous magnetic material common magnetic bus for the replacement of common dc
bus,” IEEE Trans. Magn., vol. 54, no. 11, Nov. 2018, Art. no. 2002004.
Farrok, O., Islam, M.R., Sheikh, M.R.I., et al.: ‘A new optimization methodology of the
linear generator for wave energy conversion systems’. Proc. IEEE Int. Conf. Industrial
Technology, Taipei, Taiwan, March 2016, pp. 1412‒1417
O. Farrok, M. R. Islam, Y. Guo, J. Zhu, and W. Xu, “A novel design procedure for
designing linear generators,” IEEE Trans. Ind. Electron., vol. 65, no. 2, pp. 1846–1854,
Feb. 2018.
Q. C. Zhong, F. Blaabjerg, and C. Cecati, “Power electronics enabled autonomous power
systems,” IEEE Trans. Ind. Electron., vol. 64, no. 7, pp. 5904–5906, July 2017.
B. Zhao, Q. Song, J. Li, X. Xu and W. Liu, “Comparative analysis of multilevel-highfrequency-link and multilevel-dc-link dc–dc transformers based on MMC and dual-active
bridge for MVDC application,” IEEE Trans. Power Electron., vol. 33, no. 3, pp. 2035–
2049, Mar. 2018.

160

[90]

[91]

[92]

[93]

[94]

[95]

[96]

[97]
[98]

[99]

[100]

[101]

[102]

[103]

[104]

[105]

B. Zhao, Q. Song, W. Liu and, Y. Sun, “Overview of dual-active-bridge isolated
bidirectional d c–dc converter for high-frequency-link power-conversion system,” IEEE
Trans. Power Electron., vol. 29, no. 8, pp. 4091–4106, Aug. 2014.
B. Zhao, Q. Song, W. Liu, and W. Sun, “Current-stress-optimized switching strategy of
isolated bidirectional dc–dc converter with dual-phase-shift control,” IEEE Trans. Ind.
Electron., vol. 60, no. 10, pp. 4458–4467, Oct. 2013.
S. Falcones, R. Ayyanar, and X. Mao, “A dc–dc multiport-converter-based solid-state
transformer integrating distributed generation and storage,” IEEE Trans. Power Electron.,
vol. 28, no. 5, pp. 2192–2203, May 2013.
M. A. Rahman, M. R. Islam, K. M. Muttaqi, Y. G. Guo, J. G. Zhu, D. Sutanto, and G. Lei,
“A modified carrier-based advanced modulation technique for improved switching
performance of magnetic-linked medium-voltage converters,” IEEE Trans. Ind. Appl., vol.
55, no. 2, pp. 2088–2098, Mar.–Apr. 2019.
C. Zhao, S. D. Round, and J. W. Kolar, “An isolated three-port bidirectional dc-dc
converter with decoupled power flow management,” IEEE Trans. Power Electron., vol.
23, no. 5, pp. 2443–2453, Sept. 2008.
Yaow-Ming Chen, Yuan-Chuan Liu, and Feng-Yu Wu, “Multi-input dc/dc converter
based on the multiwinding transformer for renewable energy applications,” IEEE Trans.
Ind. Appl., vol. 38, no. 4, pp. 1096–1104, Jul.-Aug. 2002.
L. F. Costa, F. Hoffmann, G. Buticchi, and M. Liserre, “Comparative analysis of multiple
active bridge converters configurations in modular smart transformer,” IEEE Trans. Ind.
Electron., vol. 66, no. 1, pp. 191–202, Jan. 2019.
H. Qin and J. W. Kimball, “Generalized average modeling of dual active bridge dc-dc
converter,” IEEE Trans. Power Electron., vol. 27, no. 4, pp. 2078–2084, Apr. 2012.
K. Zhang, Z. Shan, and J. Jatskevich, “Large- and small-signal average value modeling of
dual-active-bridge dc-dc converter considering power losses,” IEEE Trans. Power
Electron., vol. 32, no. 3, pp. 1964–1974, Mar. 2017.
J. A. Mueller and J. W. Kimball, “An improved generalized average model of dc–dc dual
active bridge converters,” IEEE Trans. Power Electron., vol. 33, no. 11, pp. 9975–9988,
Nov. 2018.
B. Zhao, Q. Song, W. Liu, and W. Sun, “Current-stress-optimized switching strategy of
isolated bidirectional dc–dc converter with dual-phase-shift control,” IEEE Trans. Ind.
Electron., vol. 60, no. 10, pp. 4458–4467, Oct. 2013.
I. Syed and V. Khadkikar, “Replacing the grid interface transformer in wind energy
conversion system with solid-state transformer,” IEEE Trans. Power Syst., vol. 32, no. 3,
pp. 2152–2160, May 2017.
Q. Chen, N. Liu, C. Hu, L. Wang, and J. Zhang, “Autonomous energy management
strategy for solid-state transformer to integrate PV-assisted EV charging station
participating in ancillary service,” IEEE Trans. Ind. Informat., vol. 13, no. 1, pp. 258–269,
Feb. 2017.
T. M. Parreiras, A. P. Machado, F. V. Amaral, G. C. Lobato, J. A. S. Brito, and B. C. Filho,
“Forward dual-active-bridge solid-state transformer for a SiC-based cascaded multilevel
converter cell in solar applications,” IEEE Trans. Ind. Appl., vol. 54, no. 6, pp. 6353-6363,
Nov.–Dec. 2018.
T. Liu, X. Yang, W. Chen, Y. Li, Y. Xuan, L. Huang, and X. Hao, “Design and
implementation of high efficiency control scheme of dual active bridge based 10 kV/1
MW solid state transformer for PV application,” IEEE Trans. Power Electron., vol. 34,
no. 5, pp. 4223–4238, May 2019.
A. Agrawal, C. S. Nalamati, and R. Gupta, “Hybrid dc–ac zonal microgrid enabled by
solid-state transformer and centralized ESD integration,” IEEE Trans. Ind. Electron., vol.
66, no. 11, pp. 9097–9107, Nov. 2019.

161

[106]

[107]

[108]

[109]
[110]

[111]

[112]

[113]

[114]

[115]

[116]

[117]

[118]

[119]

[120]

[121]

S. A. M. Saleh, C. Richard, X. F. Onge, K. M. McDonald, E. Ozkop, L. Chang, and B.
Alsayid, “Solid-state transformers for distribution systems–Part I: Technology and
construction,” IEEE Trans. Ind. Appl., vol. 55, no. 5, pp. 4524–4535, Sep.-Oct. 2019.
R. Zhu, G. De Carne, F. Deng, and M. Liserre, “Integration of large photovoltaic and wind
system by means of smart transformer,” IEEE Trans. Ind. Electron., vol. 64, no. 11, pp.
8928–8938, Nov. 2017.
X. Yu, X. She, X. Zhou, and A. Q. Huang, “Power management for dc microgrid enabled
by solid-state transformer,” IEEE Trans. Smart Grid, vol. 5, no. 2, pp. 954–965, Mar.
2014.
J. E. Huber and J. W. Kolar, “Applicability of solid-state transformers in today’s and future
distribution grids,” IEEE Trans. Smart Grid, vol. 10, no. 1, pp. 317–326, Jan. 2019.
D. Dong, M. Agamy, J. Z. Bebic, Q. Chen, and G. Mandrusiak, “A modular SiC highfrequency solid-state transformer for medium-voltage applications: design,
implementation, and testing,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 7, no. 2,
pp. 768–778, Jun. 2019.
M. Saeed, J. M. Cuartas, A. Rodríguez, M. Arias, and F. Briz, “Energization and start-up
of CHB-based modular three-stage solid-state transformers,” IEEE Trans. Ind. Appl., vol.
54, no. 5, pp. 5483–5492, Sep.–Oct. 2018.
D. Wang, J. Tian, C. Mao, J. Lu, Y. Duan, J. Qiu, and H. Cai, “A 10-kV/400-V 500-kVA
electronic power transformer,” IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 6653–6663,
Nov. 2016.
A. A. Milani, M. T. A. Khan, A. Chakrabortty, and I. Husain, “Equilibrium point analysis
and power sharing methods for distribution systems driven by solid-state transformers,”
IEEE Trans. Power Syst., vol. 33, no. 2, pp. 1473–1483, Mar. 2018.
N. B. Y. Gorla, S. Kolluri, M. Chai, and S. K. Panda, “A comprehensive harmonic analysis
and control strategy for improved input power quality in a cascaded modular solid state
transformer,” IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6219–6232, Jul. 2019.
Q. Ye, R. Mo, and H. Li, “Impedance modeling and dc bus voltage stability assessment of
a solid-state-transformer-enabled hybrid ac–dc grid considering bidirectional power
flow,” IEEE Trans. Ind. Electron., vol. 67, no. 8, pp. 6531–6540, Aug. 2020.
J. Nie, L. Yuan, W. Wen, R. Duan, B. Shi, and Z. Zhao, “Communication-independent
power balance control for solid state transformer interfaced multiple power conversion
systems,” IEEE Trans. Power Electron., vol. 35, no. 4, pp. 4256–4271, April 2020.
M. Rashidi, N. N. Altin, S. S. Ozdemir, A. Bani-Ahmed, and A. Nasiri, “Design and
development of a high-frequency multiport solid-state transformer with decoupled control
scheme,” IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7515–7526, Nov.-Dec. 2019.
B. Zhao, Q. Song, and W. Liu, “A practical solution of high-frequency-link bidirectional
solid-state transformer based on advanced components in hybrid microgrid,” IEEE Trans.
Ind. Electron., vol. 62, no. 7, pp. 4587–4597, Jul. 2015.
S. Gulur, V. M. Iyer, and S. Bhattacharya, “A dual-loop current control structure with
improved disturbance rejection for grid-connected converters,” IEEE Trans. Power
Electron., vol. 34, no. 10, pp. 10233–10244, Oct. 2019.
M. R. Islam, M. A. Rahman, P. C. Sarker, K. M. Muttaqi, and D. Sutanto, “Investigation
of the magnetic response of a nanocrystalline high-frequency magnetic link with multiinput excitations,” IEEE Trans. Appl. Supercond., vol. 29, no. 2, Mar. 2019, Art no.
0602205.
H. Mirzaee, A. De, A. Tripathi, and S. Bhattacharya, “Design comparison of high-power
medium-voltage converters based on a 6.5-kV Si-IGBT/Si-PiN diode, a 6.5-kV SiIGBT/SiC-JBS diode, and a 10-kV SiC-MOSFET/SiC-JBS diode,” IEEE Trans. Ind.
Appl., vol. 50, no. 4, pp. 2728–2740, Jul.–Aug. 2014.

162

[122]

[123]

[124]

[125]
[126]

[127]

[128]
[129]

[130]

[131]

[132]

[133]

[134]

[135]

[136]

[137]

S. Madhusoodhanan, A. Tripathi, D. Patel, K. Mainali, A. Kadavelugu, S. Hazra, S.
Bhattacharya, and K. Hatua, “Solid-state transformer and MV grid tie applications enabled
by 15 kV SiC IGBTs and 10 kV SiC MOSFETs based multilevel converters,” IEEE Trans.
Ind. Appl., vol. 51, no. 4, pp. 3343–3360, Jul.-Aug. 2015.
S. Weng, D. Yue, C. Dou, J. Shi, and C. Huang, “Distributed event-triggered cooperative
control for frequency and voltage stability and power sharing in isolated inverter-based
microgrid,” IEEE Trans. Cybern., vol. 49, no. 4, pp. 1427–1439, Apr. 2019.
J. Lai, X. Lu, X. Yu, W. Yao, J. Wen, and S. Cheng, “Distributed multi-DER cooperative
control for master-slave-organized microgrid networks with limited communication
bandwidth,” IEEE Trans. Ind. Informat., vol. 15, no. 6, pp. 3443–3456, Jun. 2019.
A. Gupta, S. Doolla, and K. Chatterjee, “Hybrid ac–dc microgrid: systematic evaluation
of control strategies,” IEEE Trans. Smart Grid, vol. 9, no. 4, pp. 3830–3843, Jul. 2018.
G. Farivar, B. Hredzak, and V. G. Agelidis, “Decoupled control system for cascaded Hbridge multilevel converter based STATCOM,” IEEE Trans. Ind. Electron., vol. 63, no.
1, pp. 322–331, Jan. 2016.
X. She, A. Q. Huang, T. Zhao, and G. Wang, “Coupling effect reduction of a voltagebalancing controller in single-phase cascaded multilevel converters,” IEEE Trans. Power
Electron., vol. 27, no. 8, pp. 3530–3543, Aug. 2012
X. She, A. Q. Huang, S. Lukic, and M. E. Baran, “On integration of solid-state transformer
with zonal DC microgrid,” IEEE Trans. Smart Grid, vol. 3, no. 2, pp. 975–985, Jun. 2012.
M. R. Islam, Y. G. Guo, J. G. Zhu, H. Lu, and J. X. Jin, “High-frequency magnetic-link
medium-voltage converter for superconducting generator-based high-power density wind
generation systems,” IEEE Trans. Appl. Supercond., vol. 24, no. 5, pp. 1–5, Oct. 2014.
N. Mendis, K. M. Muttaqi, S. Perera, and S. Kamalasadan, “An effective power
management strategy for a wind–diesel–hydrogen-based remote area power Supply
System to meet fluctuating demands under generation uncertainty,” IEEE Trans. Ind.
Appl., vol. 51, no. 2, pp. 1228–1238, Mar.–Apr. 2015.
B. Jain, S. Jain, and R. K. Nema, “Control strategies of grid interfaced wind energy
conversion system: An overview,” Renew. Sustain. Energy Rev., vol. 47, pp. 983–996,
Apr. 2015.
Y. Tan, K. M. Muttaqi, P. Ciufo, and L. Meegahapola, “Enhanced frequency response
strategy for a PMSG-based wind energy conversion system using ultracapacitor in remote
area power supply systems,” IEEE Trans. Ind. Appl., vol. 53, no. 1, pp. 549–558, Jan.–
Feb. 2017.
M. R. Islam, Y. G. Guo, and J. G. Zhu, “A multilevel medium-voltage inverter for stepup-transformer-less grid connection of photovoltaic power plants,” IEEE J. Photovolt.,
vol. 4, no. 3, pp. 881‒889, May 2014.
J. Lamb, B. Mirafzal, and F. Blaabjerg, “PWM common mode reference generation for
maximizing the linear modulation region of CHB converters in islanded microgrids,”
IEEE Trans. Ind. Electron., vol. 65, no. 7, pp. 5250–5259, Jul. 2018.
Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, “Power balance optimization of
cascaded H-bridge multilevel converters for large-scale photovoltaic integration,” IEEE
Trans. Power Electron., vol. 31, no. 2, pp. 1108–1120, Feb. 2016.
J. I. Leon, S. Kouro, S. Vazquez, R. Portillo, L. G. Franquelo, J. M. Carrasco, and J.
Rodriguez, “Multidimensional modulation technique for cascaded multilevel converters,”
IEEE Trans. Ind. Electron., vol. 58, no. 2, pp. 412–420, Feb. 2011.
A. R. Beig, “Synchronized SVPWM algorithm for the overmodulation region of a low
switching frequency medium-voltage three-level VSI,” IEEE Trans. Ind. Electron., vol.
59, no. 12, pp. 4545–4554, Dec. 2012.

163

[138]

[139]

[140]

[141]

[142]

[143]

[144]

[145]

[146]

[147]

[148]

[149]

[150]

[151]

[152]
[153]

M. Priestley, J. E. Fletcher, and C. Tan, “Space-vector PWM technique for five-phase
open-end winding PMSM drive operating in the overmodulation region,” IEEE Trans. Ind.
Electron., vol. 65, no. 9, pp. 6816–6827, Sep. 2018.
P. D. Judge, G. Chaffey, M. M. C. Merlin, P. R. Clemow, and T. C. Green, “Dimensioning
and modulation index selection for the hybrid modular multilevel converter,” IEEE Trans.
Power Electron., vol. 33, no. 5, pp. 3837–3851, May 2018.
M. B. Ghat and A. Shukla, “A New H-Bridge Hybrid Modular Converter (HBHMC) for
HVDC Application: Operating Modes, Control, and Voltage Balancing,” IEEE Trans.
Power Electron., vol. 33, no. 8, pp. 6537–6554, Aug. 2018.
S. Li, W. Chen, Y. Yan, T. Shi, and C. Xia, “A multimode space vector overmodulation
strategy for ultrasparse matrix converter with improved fundamental voltage transfer
ratio,” IEEE Trans. Power Electron., vol. 33, no. 8, pp. 6782–6793, Aug. 2018.
Y. Xia, X. Zhang, M. Qiao, F. Yu, Y. Wei, and P. Zhu, “Research on a new indirect spacevector overmodulation strategy in matrix converter,” IEEE Trans. Ind. Electron., vol. 63,
no. 2, pp. 1130–1141, Feb. 2016.
K. Zhou and D. Wang, “Relationship between space-vector modulation and three-phase
carrier-based PWM: a comprehensive analysis,” IEEE Trans. Ind. Electron., vol. 49, no.
1, pp. 186–196, Feb. 2002.
M. R. Islam, A. M. M. Rahman, M. M. Islam, Y. G. Guo, and J. G. Zhu, “A modular
medium voltage grid connected converter with improved switching techniques for solar
photovoltaic systems,” IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 8887–8896, Nov.
2017.
S. K. Giri, S. Mukherjee, S. Kundu, S. Banerjee, and C. Chakraborty, “An improved PWM
scheme for three-level inverter extending operation into overmodulation region with
neutral-point voltage balancing for full power-factor range,” IEEE J. Emerg. Sel. Topics
Power Electron., vol. 6, no. 3, pp. 1527–1539, Sep. 2018.
W. Lin, D. Jovcic, S. Nguefeu, and H. Saad, “Full-bridge MMC converter optimal design
to HVDC operational requirements,” IEEE Trans. Power Del., vol. 31, no. 3, pp. 1342–
1350, Jun. 2016.
M. Jankovic, A. Costabeber, A. Watson, and J. C. Clare, “Arm-balancing control and
experimental validation of a grid-connected MMC with pulsed DC load,” IEEE Trans.
Ind. Electron., vol. 64, no. 12, pp. 9180–9190, Dec. 2017.
R. Picas, S. Ceballos, J. Pou, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, “Closedloop discontinuous modulation technique for capacitor voltage ripples and switching
losses reduction in modular multilevel converters,” IEEE Trans. Power Electron., vol. 30,
no. 9, pp. 4714–4725, Sep. 2015.
X. Li, Q. Song, W. Liu, Q. Li, H. Rao, and S. Xu, “Zero-sequence voltage injection control
scheme of modular multilevel converter supplying passive networks under unbalanced
load conditions,” J. Elect. Power Syst. Research, vol. 121, pp. 270–278, Apr. 2015.
M. A. Rahman, M. R. Islam, Youguang Guo, Jianguo Zhuy, and Gang Lei, “Modified
carrier-based over-modulation technique for improved switching performance of
multilevel converters,” In Proc. 20th Int. Conf. Elect. Mach. Syst., 11–14 Aug. 2017,
Sydney, NSW, Australia, pp. 1–6.
S. R. Pulikanti, K. Muttaqi, and D. Suntanto, “Control of five-level flying capacitor based
active-neutral-point-clamped converter for grid connected wind energy applications,” In
Proc. 2012 IEEE Ind. Appl. Society Annual Meeting, 7–11 Oct. 2012, Las Vegas, NV,
USA, pp. 1–9.
M. R. Islam, N. K. Roy, and S. Rahman, Eds., Renewable Energy and the Environment.
Singapore: Springer Singapore, 2018.
M. Hemer and D. Griffin, “The wave energy resource along Australia's southern margin,”
Journal of Renewable and Sustainable Energy, no. 2, Aug. 2010, Art no. 043108.

164

[154]

[155]

[156]

[157]

[158]

[159]

[160]

[161]

[162]

[163]

[164]

[165]

[166]

[167]

[168]
[169]

C. Perez-Collazo, D. Greaves, and G. Iglesias, “Hydrodynamic response of the WEC subsystem of a novel hybrid wind-wave energy converter,” Energy Conversion and
Management, vol. 171, pp. 307–325, Sep. 2018.
S. Astariz and G. Iglesias, “The collocation feasibility index – A method for selecting sites
for co-located wave and wind farms,” Renewable Energy, vol. 103, pp. 811–824, Apr.
2017.
Arianna Azzellino, Vincenzo Ferrante, Jens Peter Kofoed, Caterina Lanfredi, and Diego
Vicinanza, “Optimal siting of offshore wind-power combined with wave energy through
a marine spatial planning approach,” International Journal of Marine Energy, vol. 3–4,
pp. e11–e25, Dec. 2013.
Laura Castro-Santos, Elson Martins, and C. Guedes Soares, “Cost assessment
methodology for combined wind and wave floating offshore renewable energy systems,”
Renewable Energy, vol. 97, pp. 866–880, Nov. 2016.
S. Astariz, C. Perez-Collazo, J. Abanades, and G. Iglesias, “Hybrid wave and offshore
wind farms: A comparative case study of co-located layouts,” International Journal of
Marine Energy, vol. 15, pp. 2–16, Sep. 2016.
H. Lee, S. Poguluri, and Y. Bae, “Performance analysis of multiple wave energy
converters placed on a floating platform in the frequency domain,” Energies, vol. 11, no.
2, p. 406, Feb. 2018.
L. Li, Y. Gao, Z. Yuan, S. Day, and Z. Hu, “Dynamic response and power production of
a floating integrated wind, wave and tidal energy system,” Renewable Energy, vol. 116,
part A, pp. 412–422, Feb. 2018.
E. Moschos, G. Manou, P. Dimitriadis, V. Afentoulis, D. Koutsoyiannis, and V. K.
Tsoukala, “Harnessing wind and wave resources for a hybrid renewable energy system in
remote islands: A combined stochastic and deterministic approach,” Energy Procedia, vol.
125, pp. 415–424, Sep. 2017.
S. Michele, E. Renzi, C. Perez-Collazo, D. Greaves, and G. Iglesias, “Power extraction in
regular and random waves from an OWC in hybrid wind-wave energy systems,” Ocean
Engineering, vol. 191, p. 106519, Nov. 2019.
L. Wang, Q. Vo, and A. V. Prokhorov, “Dynamic stability analysis of a hybrid wave and
photovoltaic power generation system integrated into a distribution power grid,” IEEE
Trans. Sustain. Energy, vol. 8, no. 1, pp. 404–413, Jan. 2017.
M. Talaat, M.A. Farahat, and M.H. Elkholy, “Renewable power integration: Experimental
and simulation study to investigate the ability of integrating wave, solar and wind energies,
Energy, vol. 170, pp. 668–682, Mar. 2019.
S. Rasool, M. R. Islam, K. M. Muttaqi, and D. Sutanto, “Coupled modeling and advanced
control for smooth operation of a grid-connected linear electric generator based wave-towire system,” IEEE Trans. Ind. Appl., vol. 56, no. 5, pp. 5575–5584, Sept.-Oct. 2020.
M. A. Rahman, M. R. Islam, K. M. Muttaqi, and D. Sutanto, “Modeling and design of a
multiport magnetic bus based novel wind-wave hybrid ocean energy generation
technology,” IEEE Ind. Appl. Society Annual Meeting, Detroit, MI, USA, 2020.
H. M. Hasanien, “Transient stability augmentation of a wave energy conversion system
using a water cycle algorithm-based multiobjective optimal control strategy,” IEEE Trans.
Ind. Informatics, vol. 15, no. 6, pp. 3411–3419, Jun. 2018.
S. Hazra and S. Bhattacharya, “Modeling and emulation of a rotating paddle type wave
energy converter,” IEEE Trans. Energy Convers., vol. 33, no. 2, pp. 594–604, Jun. 2018.
R. Henderson, “Design, simulation, and testing of a novel hydraulic power take-off system
for the Pelamis wave energy converter,” Renew. Energy, vol. 31, no. 2, pp. 271–283, Feb.
2006.

165

[170]

[171]

[172]

[173]

[174]

[175]
[176]

[177]

[178]

[179]

[180]

[181]

[182]

[183]

[184]

[185]

[186]

F.Wu et al., “Modeling, control strategy, and power conditioning for directdrive wave
energy conversion to operate with power grid,” Proc. IEEE, vol. 101, no. 4, pp. 925–941,
Apr. 2013.
S. Pugliese, M. Andresen, R. A. Mastromauro, G. Buticchi, S. Stasi, and M. Liserre, “A
new voltage balancing technique for a three-stage modular smart transformer interfacing
a DC multibus,” IEEE Trans. Power Electron., vol. 34, no. 3, pp. 2829–2840, Mar. 2019.
D. Xu, F. Blaabjerg, W. Chen, and N. Zhu, “Control of DFIG power Converters,” in
Advanced Control of Doubly Fed Induction Generator for Wind Power Systems , WileyIEEE, 2018, pp.99–138, doi: 10.1002/9781119172093.ch5.
M. Jafari, Z. Malekjamshidi, G. Lei, T. Wang, G. Platt, and J. Zhu, “Design and
implementation of an amorphous high-frequency transformer coupling multiple
converters in a smart microgrid,” IEEE Trans. Ind. Electron., vol. 64, no. 2, pp. 1028–
1037, Feb. 2017.
R. Shi, S. Semsar, and P. W. Lehn, “Constant current fast charging of electric vehicles via
a dc grid using a dual-inverter drive,” IEEE Trans. Ind. Electron., vol. 64, no. 9, pp. 6940–
6949, Sep. 2017.
C. Gu et al., “A multiport power conversion system for the more electric aircraft,” IEEE
Trans. Transport. Electrification., vol. 6, no. 4, pp. 1707–1720, Dec. 2020.
Y. Zhuang, F. Liu, X. Zhang, Y. Huang, X. Zha, and Z. Liu, “Short-circuit fault-tolerant
topology for multiport cascaded dc/dc converter in photovoltaic power generation
system,” IEEE Trans. Power Electron., vol. 36, no. 1, pp. 549–561, Jan. 2021.
A. K. Bhattacharjee, N. Kutkut, and I. Batarseh, “Review of multiport converters for solar
and energy storage integration,” IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1431–
1445, Feb. 2019.
Y. Chen, P. Wang, Y. Elasser, and M. Chen, “Multicell reconfigurable multi-input multioutput energy router architecture,” IEEE Trans. Power Electron., vol. 35, no. 12, pp.
13210–13224, Dec. 2020.
C. Gu, Z. Zheng, L. Xu, K. Wang, and Y. Li, “Modeling and control of a multiport power
electronic transformer (PET) for electric traction applications,” IEEE Trans. Power
Electron., vol. 31, no. 2, pp. 915–927, Feb. 2016.
Y. Hu et al., “High-frequency-link current stress optimization of cascaded H-bridges
based solid-state transformer with third-order harmonic voltage injection,” IEEE J. Emerg.
Sel. Topics Power Electron. (early access), doi: 10.1109/JESTPE.2020.2965232.
H. Shi, H. Wen, J. Chen, Y. Hu, L. Jiang, G. Chen, and J. Ma, “Minimum-backflow-power
scheme of DAB-based solid-state transformer with extended-phase-shift control,” IEEE
Trans. Ind. Appl., vol. 54, no. 4, pp. 3483–3496, Jul.-Aug. 2018.
L. Zhang, X. Ruan, and X. Ren, “Second-harmonic current reduction and dynamic
performance improvement in the two-stage inverters: An output impedance perspective,”
IEEE Trans. Ind. Electron., vol. 62, no. 1, pp. 394– 404, Jan. 2015.
S. Li, W. Qi, S. C. Tan, and S. Y. R. Hui, “A single-stage two-switch PFC rectifier with
wide output voltage range and automatic ac ripple power decoupling,” IEEE Trans. Power
Electron., vol. 32, no. 9, pp. 6971– 6982, Sep. 2017.
H. Qin and J. W. Kimball, “Closed-loop control of dc–dc dual-active-bridge converters
driving single-phase inverters,” IEEE Trans. Power Electron., vol. 29, no. 2, pp. 1006–
1017, Feb. 2014.
Y. Tian, Z. Chen, F. Deng, X. Sun, and Y. Hu, “Active power and dc voltage coordinative
control for cascaded dc–ac converter with bidirectional power application,” IEEE Trans.
Power Electron., vol. 30, no. 10, pp. 5911–5925, Oct. 2015.
L. Meng et al., “Optimal input and output power quality control of single-phase ac–dc–dc
converter with significant dc-link voltage ripple,” IEEE Trans. Ind. Electron., vol. 67, no.
12, pp. 10366–10376, Dec. 2020.

166

[187]

[188]

[189]

[190]

[191]

[192]

[193]

[194]

[195]

[196]

[197]

[198]

[199]

[200]

[201]

M. Mellincovsky, V. Yuhimenko, M. M. Peretz, and A. Kuperman, “Low-frequency dclink ripple elimination in power converters with reduced capacitance by multiresonant
direct voltage regulation,” IEEE Trans. Ind. Electron., vol. 64, no. 3, pp. 2015–2023, Mar.
2017.
L. Yang et al., “Second ripple current suppression by two bandpass filters and current
sharing method for energy storage converters in dc microgrid,” IEEE J. Emerg. Sel. Topics
Power Electron., vol. 5, no. 3, pp. 1031–1044, Sep. 2017.
F. Xiao, C. Tu, Q. Ge, K. Zhou, Q. Guo, and Z. Lan, “Ripple voltage suppression and
control strategy for CHB-based solid-state transformer,” IEEE J. Emerg. Sel. Topics
Power Electron. (early access), doi: 10.1109/JESTPE.2019.2959786.
H. Tian and Y. Li, “Virtual resistor based second-order ripple sharing control for
distributed bidirectional dc–dc converters in hybrid ac–dc microgrid,” IEEE Trans. Power
Electron., vol. 36, no. 2, pp. 2258–2269, Feb. 2021.
S. Li, W. Qi, S. Tan, and S. Y. Hui, “Integration of an active filter and a single-phase ac/dc
converter with reduced capacitance requirement and component count,” IEEE Trans.
Power Electron., vol. 31, no. 6, pp. 4121–4137, Jun. 2016.
S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, “Dynamics assessment of
advanced single-phase PLL structures,” IEEE Trans. Ind. Electron., vol. 60, no. 6, pp.
2167–2177, Jun. 2013.
J. Liu, J. Yang, J. Zhang, Z. Nan, and Q. Zheng, “Voltage balance control based on dual
active bridge dc/dc converters in a power electronic traction transformer,” IEEE Trans.
Power Electron., vol. 33, no. 2, pp. 1696–1714, Feb. 2018.
L. Chen, S. Shao, Q. Xiao, L. Tarisciotti, P. W. Wheeler, and T. Dragičević, “Model
predictive control for dual-active-bridge converters supplying pulsed power loads in naval
DC micro-grids,” IEEE Trans. Power Electron., vol. 35, no. 2, pp. 1957–1966, Feb. 2020.
W. Song, N. Hou, and M. Wu, “Virtual direct power control scheme of dual active bridge
DC–DC converters for fast dynamic response,” IEEE Trans. Power Electron., vol. 33, no.
2, pp. 1750–1759, Feb. 2018.
Z. Shan, J. Jatskevich, H. H.-C. C. Iu, and T. Fernando, “Simplified load-feedforward
control design for dual-active-bridge converters with current-mode modulation,” IEEE J.
Emerg. Sel. Top. Power Electron., vol. 6, no. 4, pp. 2073–2085, Dec. 2018.
D. D. Nguyen, G. Fujita, Q. Bui-Dang, and M. C. Ta, “Reduced-order observer-based
control system for dual-active-bridge DC/DC converter,” IEEE Trans. Ind. Appl., 2018,
vol. 54, no. 4, pp. 3426–3439.
A. Tong, L. Hang, H. S. Chung, G. Li, K. Wang, and Y. He, “Using sampled-data
modeling method to derive equivalent circuit and linearized control method for dualactive-bridge converter,” IEEE J. Emerg. Sel. Top. Power Electron., Dec. 2019, doi:
10.1109/JESTPE.2019.2961138.
Y.-C. Jeung and D. C. Lee, “Voltage and current regulation of bi-directional isolated dual
active bridge dc-dc converters based on double-integral sliding mode control,” IEEE
Trans. Power Electron., vol. 34, no. 7, pp. 6937–6946, Jul. 2019.
S. Dutta, S. Hazra, and S. Bhattacharya, “A digital predictive current-mode controller for
a single-phase high-frequency transformer-isolated dual-active bridge DC-to-DC
converter,” IEEE Trans. Ind. Electron., vol. 63, no. 9, pp. 5943–5952, Sep. 2016.
X. She, A. Q. Huang, and X. Ni, “Current sensorless power balance strategy for DC/DC
converters in a cascaded multilevel converter based solid state transformer,” IEEE Trans.
Power Electron., vol. 29, no. 1, pp. 17–22, Jan. 2014.

167

